Files
LC-1/pcb/RevA/lc1.pro

41 lines
865 B
Prolog
Raw Normal View History

2019-01-09 00:44:17 +00:00
update=Tue 08 Jan 2019 23:57:09 GMT
version=1
last_client=kicad
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
2018-07-08 15:59:20 +00:00
[general]
version=1
[eeschema]
version=1
LibDir=
2018-08-24 19:22:15 +00:00
[schematic_editor]
version=1
PageLayoutDescrFile=
2019-01-09 00:44:17 +00:00
PlotDirectoryName=../../../../Desktop/lc1pic
2018-08-24 19:22:15 +00:00
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1