Reflow-plate/build/bootloader/esp-idf/esp_hal_mspi/libesp_hal_mspi.a

!<arch>
/               0           0     0     0       22        `

<00>mspi_hw_info//                                              20        `
mspi_periph.c.obj/

/0              0           0     0     644     6300      `
ELF



^
<00>4(<00><><EFBFBD><EFBFBD><EFBFBD>
<0C><00>$
<06>
<08><05><07><05>]
<02>S<07>yint<04>.Gv<05>irq<18>	<09><08><07>	<09><00>

f<03><05>><1A><0E>
<0A>
<0A>

<0A>
<0A>
F
<0A>

$

<0A>
	
<0A>

Q
U
<0A>

*	
<0A>
<0A>
`
y
}

<0A>
<0A>
<0A>
<0A>
x
<0A>
<0A>
C

1

.

K
h
 
<0A>!
G	"
<0A>#
<0A>$
<0A>%
<0A>&
4'
<0A>(
<0A>+
<0A>,
K-

.
<0A>/
)0
r1
	2
=3
`4
<0A>5
`6
7
k8
&9
<0A>:
\;
<0A><
<0A>
=
9>
<0A>?
<0A>
@
A

B
IC
<0A>
D
<0A>E
<08><0E>


%$>:;9I$>&I
:;9

:;9I8
:;9I8	

I

!I/4:;9I?<
>I:;9

(4G:;9


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_mspi/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_mspi/include/hal/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socmspi_periph.c
_default_types.h_stdint.hmspi_periph.hinterrupts.hETS_TG1_LACT_EDGE_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort int/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_mspi/esp32/mspi_periph.cETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCE__uint32_tETS_I2S0_INTR_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -mno-target-align -gdwarf-4 -ggdb -Os -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -freorder-blocks -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fno-stack-protector -fzero-init-padding-bits=all -fno-malloc-dceETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build/bootloaderETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCEcharlong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCEETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEsigned charlong long unsigned intuint32_tunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intinstancesETS_TG0_T0_EDGE_INTR_SOURCEETS_RMT_INTR_SOURCEETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEmspi_info_tETS_I2C_EXT0_INTR_SOURCElong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEmspi_hw_infoETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
(
<00><>


mspi_periph.cmspi_hw_info







	 

'

.

5

<

C

H

V

]

d

r

w

<00>

<00>

<00>

<00>

<00>

<00>




	











!


'


-


3


9


?


E


K


Q


W


]


c


i


o


u


{


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>












#

)

/

5

;

A

G

M

S

Y

_

e

k

q

w

}

<00>

<00>

<00>


.symtab.strtab.shstrtab.text.data.bss.rodata.mspi_hw_info.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
4F
<<00>
A@<00>8R
<00><00>
e
<00>
`@<00>t
<00>
<00>
0<00>]	

<00>
0#0

<00>S8
<00>
<00>
<00>@<00>
<00><00>	<00>
<00><00>