Files
Reflow-plate/build/bootloader/esp-idf/soc/libsoc.a

276 lines
45 KiB
Plaintext
Raw Normal View History

2026-09-13 20:50:51 +00:00
!<arch>
/ 0 0 0 0 328 `
JJ&B8nV
V
V
q~q~<00><><00><><00>"lldesc_setup_link_constrainedlldesc_get_received_lenesp_dport_access_read_bufferesp_isr_namesGPIO_HOLD_MASKGPIO_PIN_MUX_REG_OFFSETGPIO_PIN_MUX_REGesp_dport_access_reg_readesp_dport_access_sequence_reg_readMPI_OPERATIONS_REGMPI_BLOCK_BASESpower_supply_periph_signal// 130 `
2026-09-13 20:50:51 +00:00
dport_access_common.c.obj/
interrupts.c.obj/
gpio_periph.c.obj/
dport_access.c.obj/
mpi_periph.c.obj/
power_supply_periph.c.obj/
lldesc.c.obj/ 0 0 0 644 9148 `
ELF^<00>4( <00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>6a|<7C><><00><00>``t<> <10><01><> <0B><><EFBFBD><EFBFBD> <20><><EFBFBD> <00>  <20><01><> <20> <00> I)<1D><>P<>Cf<06> x;<3B><><EFBFBD><EFBFBD>p|A<><41>@w<11>w <20> y<08> x@<40><11>w<10>w <20> y<08> <00>9Ъ<10> <00><08> <00><08>D<EFBFBD><44><EFBFBD><10> <00><08> <00><08>3<EFBFBD><33> <20> <00><08>ˈ<>*<1B><06><><EFBFBD> <00><08>p<EFBFBD><70><EFBFBD>A@<40>p<> <20> <00><08> <00>@w<11><>p<> <20> <00><08><><EFBFBD>6A<00> <02>(<28> <00><08><><EFBFBD><EFBFBD>"<22> <00><08>(<28>y<EFBFBD><79><03><1D> <00><><EFBFBD><EFBFBD>| <00>0# <00>S <0C> <07><07>int+dp_<02>b<08>@[<02><19><07>V<05><06>R.w<06>' <09>I' I " I
|<17> 
<EFBFBD><0E> 
9 <0E>
!<0E> eof"<0E>
<EFBFBD>#<0E> buf$p O<04>%p&<1B>qe' <20><04><04>)<03>%'3#<01><13>''<14>'8 S<15>)/+len* 3QM eof-rpv<02>i
<00><01><>J
.R<13>
2026-09-13 20:50:51 +00:00
C<EFBFBD><00><00>len
M3<00><00><14>
V3U<14>
jVn 3<00><00>= 3KG<04>% U$ > $ > : ; 9 I&I5I : ; 9  : ; 9 I8  : ; 9 
2026-09-13 20:50:51 +00:00
: ; 9 I 8 : ; 9 I 8 : ; 9 I8 I8  I : ; 9 <0B> : ; 9 I : ; 9 I.?: ; 9 'I@<18>B: ; 9 I<17>B: ; 9 I4: ; 9 I<17>B4: ; 9 I<17>B .?: ; 9 '@<18>B: ; 9 I<17>B U&R#
<00><03>%<25>,<2C><00>R#X0<>#Ry <09>$3%<25><00>S<><00>x<04><00>xx<78><00>S<00>T<><00>T0<>Yy<01>8<00>Y<><00>y<79><7F><00>Y8=T=<00>[$<00>#8<00><00>#[<00><01> /home/ricardo/.espressif/v6.1/esp-idf/components/soc/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/esp_rom/includelldesc.c_default_types.h_stdint.hesp_rom_lldesc.h
    ~  o       p        !   i    {        ,                 }     }   !      
   v      '                                 /home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build/bootloader__uint8_tlldesc_setup_link_constrained_Booldesclldesc_t/home/ricardo/.espressif/v6.1/esp-idf/components/soc/lldesc.cdataunsigned charout_nextlong unsigned intshort unsigned int__uint32_tlldesc_get_received_lendmachunklenstqe_nextGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -mno-target-align -gdwarf-4 -ggdb -Os -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -freorder-blocks -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fno-stack-protector -fzero-init-padding-bits=all -fno-malloc-dceheadownerunsigned intmax_desc_sizeisrxlong long unsigned intuint8_temptysosflldesc_slong long intoffsetshort intdmadescuint32_tlong intlong doublesigned charsizelengthGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
2026-09-13 20:50:51 +00:00
ABI=0
(888o<00><00>,"<00>("!"#<00><>   
<00>(#lldesc.clldesc_setup_link_constrainedlldesc_get_received_len <00><00>n8=<00>!;;;!;(;,,04;9;  ! (/=DKRWelsx<00><00><00><00><00><00><00><00>&Yw<00><00><00>;<00><00>
<00>
<00><00><00>
<00>
<00>
<00>
<00><00>; <00>
<00>
 $;/=H
L
\
`
es<00>
<00>
<00> <00><00>
<00>
/3:>QU]arv<00><00><00><00><00><00><00><00><00><00><00><00><00><00> '+48KOVZ;;  $(,<00><00><00>:<00>:<00>:<00>:<00>:<00>:<00>: <00>:<00>:<00>::
:::!:):1:::"C:4K:4T:6Z:8c:8k:8t::}:=<00>:=<00>:@<00>:@<00>:E<00>:G<00>:[<00>:[<00>:n<00>:n<00>:s<00>:u<00>:u<00>:}<00>:}<00>:<00>:<00>:<00>:<00>:<00>(:<00>1:<00>7:<00>@:<00>F:<00>L:<00>U:<00>[:<00>d:<00>m:<00>v:<00>:<00><00>:<00><00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>: <00>: <00>:<00>:<00>:::: :):2:;:D:M:V:!Z:! $0<HT`lx<00><00>.symtab.strtab.shstrtab.literal.lldesc_setup_link_constrained.text.data.bss.rela.text.lldesc_setup_link_constrained.rela.text.lldesc_get_received_len.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop4 B@H@N@X@<00>S@4T <00>#|@<00>$ <00>8@<00>@<00><00>  <00>x<00><00>@0<00>  <00>-<00><00><00>i<00>@$<00> <00>?(<00>@< <00>g8<00>@Xx <00>_@<00><00> 0<00> <00>#0<00>0,<00>8><00>9@<00>  K<00><00>F@<00><00> <00>` <00>@hT/0 0 0 0 644 4592 `
ELF^<00> 4(6A0D<30><44>G<><1D><> <00>0<><30><EFBFBD><EFBFBD><EFBFBD> K<>F<EFBFBD><46> <00><><EFBFBD><EFBFBD>|  <00><01> _<07>j<06><08><05><07><05><03><02>b<07><05>int<04><03>.Vw <01><><06> -<2D>R<06> @~S<07> R~ i~-+
2026-09-13 20:50:51 +00:00
~% U$ > : ; 9 I$ > .?: ; 9 '@<18>B: ; 9 I: ; 9 I<17>B U 4: ; 9 I<17>B
 IT
<00><03>%<25>,<2C><00>0<> <00>S<01> /home/ricardo/.espressif/v6.1/esp-idf/components/soc/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sysdport_access_common.c_default_types.h_stdint.h    
      }   *  /home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build/bootloader/home/ricardo/.espressif/v6.1/esp-idf/components/soc/dport_access_common.cunsigned charaddresslong unsigned intshort unsigned int__uint32_tGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -mno-target-align -gdwarf-4 -ggdb -Os -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -freorder-blocks -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fno-stack-protector -fzero-init-padding-bits=all -fno-malloc-dceunsigned intesp_dport_access_read_bufferlong long unsigned intnum_wordslong long intbuff_outshort intuint32_tlong intlong doublesigned charGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
2026-09-13 20:50:51 +00:00
ABI=0
(   <00><>
  dport_access_common.cesp_dport_access_read_buffer ;;;!;     ! ( / 6 = D K R W e l z  <00> <00><00>;<00> <00> <00> <00> <00> <00> <00> <00> -1; bm:v:~:<00>:<00>:<00>:<00>:<00>:<00>: <00>: <00>: <00>:<00>: $0.symtab.strtab.shstrtab.text.data.bss.rela.text.esp_dport_access_read_buffer.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.prop4!4'414,@h  YT(T@<00> H k|<00>f@<00> \ wl<00><00>
A<00>@$ H  <00>K <00>@l $  <00>k(<00>@<00> H <00><00><00><00>@<00> <00> <00>0n<00>0n0<00><00>8<00><00><<00>@<00> <   4 4<00> <00>/27 0 0 0 644 7520 `
ELF^4(WIFI_MACWIFI_NMIWIFI_BBBT_MACBT_BBBT_BB_NMIRWBTRWBLERWBT_NMIRWBLE_NMISLC0SLC1UHCI0UHCI1TG0_T0_LEVELTG0_T1_LEVELTG0_WDT_LEVELTG0_LACT_LEVELTG1_T0_LEVELTG1_T1_LEVELTG1_WDT_LEVELTG1_LACT_LEVELGPIOGPIO_NMIFROM_CPU0FROM_CPU1FROM_CPU2FROM_CPU3SPI0SPI1SPI2SPI3I2S0I2S1UART0UART1UART2SDIO_HOSTETH_MACPWM0PWM1RESERVEDLEDCEFUSETWAIRTC_CORERMTPCNTI2C_EXT0I2C_EXT1RSASPI1_DMASPI2_DMASPI3_DMAWDTTIMER1TIMER2TG0_T0_EDGETG0_T1_EDGETG0_WDT_EDGETG0_LACT_EDGETG1_T0_EDGETG1_T1_EDGETG1_WDT_EDGETG1_LACT_EDGEMMU_IAMPU_IACACHE_IA !'16<EOTY_er<00><00><00><00><00><00><00><00><00><00><00> "'-39CKPUU^cinw{<00><00><00><00><00><00><00><00><00><00><00><00><00><00>)07T<01> <00><06><08><05>^<05>e6<07>int<07><04>\<05><05>Fw<05><05><05>HYL <05>
  <05> <05><05><05>-<05><05><05><05>W,z<05><05><05><05>q D! "d#<05>$k%?&^'<05>(<05>+N,-<05>.<05>/0L1<05>2<05>3%4<05>56<05>7(8<05>9<05>:;a<V=<05>>m?9@tA<05>BsC<05>D~E,!\D 8&<08>1
>[! = % $ > $ > > I: ; 9 ( I!I/ &I  I
4: ; 9 I?< 4G: ; 9 <00><00><01> /home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socinterrupts.cinterrupts.h/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/interrupts.cETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_TG1_LACT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -mno-target-align -gdwarf-4 -ggdb -Os -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -freorder-blocks -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fno-stack-protector -fzero-init-padding-bits=all -fno-malloc-dceETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build/bootloaderETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCEcharlong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCEETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEsigned charlong long unsigned intunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEETS_RMT_INTR_SOURCEETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEesp_isr_namesETS_I2C_EXT0_INTR_SOURCElong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
2026-09-13 20:50:51 +00:00
ABI=0
(<00><> 
  interrupts.cesp_isr_names  $(,048<@DHLPTX\`dhlptx|<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>     
 ' . 5 < C J Q _ f y  <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>      ! ' - 3 9 ? E K Q W ] c i o u { <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>   4 > S.symtab.strtab.shstrtab.text.data.bss.rodata.str1.1.rela.rodata.esp_isr_names.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop4!4'4,24@@t;@<00>< [<00>XV@4 g<00><00>zfu@< 
 <00>~<00><00>0>* <00>0h0<00><00>8<00><00> <00>@H  <00> <00>T<00>/45 0 0 0 644 6968 `
ELF^<00>4( @<00>@<00>D<>@<40>Hl`dhTX\480<LPptx|<7C><><EFBFBD>$(,<2C><><EFBFBD><EFBFBD>  D<><44>?<3F><><EFBFBD>?@<40><>?<3F><><EFBFBD>?H<><48>?l<><6C>?`<60><>?d<><64>?h<><68>?T<><54>?X<><58>?\<5C><>?4<><34>?8<><38>?0<><30>?<<3C><>?L<><4C>?P<><50>?p<><70>?t<><74>?x<><78>?|<7C><>?<3F><><EFBFBD>?<3F><><EFBFBD>?$<24><>?(<28><>?,<2C><>?<1C><>? <20><>?<14><>?<18><>?<04><>?<08><>? <0C><>?<10><>?<3F><01> <0C><00><06><03><02>0m<05><07>`<02>X<07> <07>int<07>a$<05><03>.L<05><06><00>t'<05><08><17><17><08> t
<EFBFBD>
<EFBFBD>
<EFBFBD>
<EFBFBD>
9
2026-09-13 20:50:51 +00:00
<EFBFBD>
<EFBFBD>
2026-09-13 20:50:51 +00:00

0
<EFBFBD>

2026-09-13 20:50:51 +00:00
@
<EFBFBD>
<EFBFBD>
H 
2026-09-13 20:50:51 +00:00
<EFBFBD>
i
~
2026-09-13 20:50:51 +00:00
t

<EFBFBD>
2026-09-13 20:50:51 +00:00
<EFBFBD>
k
3
k
2026-09-13 20:50:51 +00:00
Q
<EFBFBD>
2026-09-13 20:50:51 +00:00
<EFBFBD>
$
'
2026-09-13 20:50:51 +00:00
<EFBFBD>
i
<EFBFBD>
!
e "
2026-09-13 20:50:51 +00:00
;#
{$
G%
&
2026-09-13 20:50:51 +00:00
4'
<EFBFBD>(
<EFBFBD>+
2026-09-13 20:50:51 +00:00
%,
<EFBFBD>-
<EFBFBD>.
2026-09-13 20:50:51 +00:00
`/
T0
n1
/ 2
,3
U4
<EFBFBD>5
<EFBFBD>6
2026-09-13 20:50:51 +00:00
<EFBFBD>7
8
9
<EFBFBD>:
O;
<EFBFBD><
2026-09-13 20:50:51 +00:00
K=
<EFBFBD>>
D?
2026-09-13 20:50:51 +00:00
.@
A
<EFBFBD>B
2026-09-13 20:50:51 +00:00
IC
iD
<EFBFBD>E <0B> <06><00>t'<05> <6<19> <0B>c% $ > : ; 9 I$ > &II!I/ 4: ; 9 I?< > I: ; 9 
( 4G: ; 9  4: ; 9 I?<00><01> /home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socgpio_periph.c_default_types.h_stdint.hgpio_periph.hinterrupts.hETS_TG1_LACT_EDGE_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_RMT_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCE__uint32_tETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -mno-target-align -gdwarf-4 -ggdb -Os -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -freorder-blocks -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fno-stack-protector -fzero-init-padding-bits=all -fno-malloc-dceETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build/bootloaderETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCElong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCE__uint8_tETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEGPIO_PIN_MUX_REGsigned charlong long unsigned intuint32_tunsigned int/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/gpio_periph.cETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEcharETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCElong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEGPIO_HOLD_MASKuint8_tETS_SPI1_INTR_SOURCEGPIO_PIN_MUX_REG_OFFSETETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
2026-09-13 20:50:51 +00:00
ABI=0
((<00><> 
  <00>(6<00>gpio_periph.cGPIO_HOLD_MASKGPIO_PIN_MUX_REG_OFFSETGPIO_PIN_MUX_REG      % 3 : A H M [ b i w ~ <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>      # ) / 5 ; A G M S Y _ e k q w } <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>       % + 1 7 = C I O U [ a g m s y <00><00> <00><00> .symtab.strtab.shstrtab.text.data.bss.rodata.GPIO_HOLD_MASK.dram1.0.rodata.GPIO_PIN_MUX_REG.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop4!4'4,4<00>C<00>(L<00><00>j<00><00>e@<00>h v_<00><00><00><00>@<00> 
 <00><00>0{ <00>0<00>0<00><00>8<00><00><00>@ 0 HG<00>/64 0 0 0 644 4676 `
ELF^ 4(6A<00> (<1D>6A<00> (<1D> <00><><EFBFBD><EFBFBD>| 
2026-09-13 20:50:51 +00:00
 
 <00><01> <0C>aT<06>_<05><07><05><03><02>b<07>xint<04><03>.V<08><05>#~
<01><>reg#@~m ~
2026-09-13 20:50:51 +00:00
<01>reg 7~/+% U$ > : ; 9 I$ > .?: ; 9 'I@<18>B: ; 9 I<17>B.?: ; 9 'I@<18>BR
<00><03>%<25>,<2C><00>R
<00><03>%<25>,<2C><00>$
<00>R<01> /home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sysdport_access.c_default_types.h_stdint.h       #      /home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build/bootloaderunsigned charesp_dport_access_reg_readlong unsigned intshort unsigned int__uint32_tesp_dport_access_sequence_reg_readGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -mno-target-align -gdwarf-4 -ggdb -Os -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -freorder-blocks -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fno-stack-protector -fzero-init-padding-bits=all -fno-malloc-dceunsigned intlong long unsigned intlong long intchar/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/dport_access.cshort intuint32_tlong intlong doublesigned charGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
2026-09-13 20:50:51 +00:00
ABI=0
(

(

<00><>
  
*
dport_access.cesp_dport_access_reg_readesp_dport_access_sequence_reg_read;;;!;(;,,04;9;  ! (/6=DKRWelz<00><00><00><00>;<00>
<00>
<00><00><00>;<00>
<00>
/3:>;; a<00>l:u:~:<00>:<00>:<00>:<00>:<00>:<00>:<00>: $0<.symtab.strtab.shstrtab.text.data.bss.iram1.0.iram1.1.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.prop4!4'4,4
5@
CL@>@<00> <00> U<00><00>P@$
\ ax<00>t<00>Vo@<00> `  <00>U(@<00> <  <00>}<00>@ 0 <00><00><00><00>@L <00> <00>0W <00>0`0<00><00>8<00><00>H<00>@<00> H @ P M$ <00>/84 0 0 0 644 6376 `
ELF^<00>4((<28>?&<26>?$<24>?"<22>? <20>?<3F><01> <0C><00><06><08><05><07><05><02>L<07>1<07>int<04> .@v<08>h5<07><07><07><07>6<07>Tk <07>
= 2 <07>  <07><07>Lt<07><07>{wha<07><07>! <07>7<07> ?!= "K#<07>$<07>%_&4'<07>(<07>+5,<07>-<07>.`/"0k1 2)3R4<07>56<07>7H89<07>:L;<07><K=>h?.@A<07>BICyDE<08>E h5
2026-09-13 20:50:51 +00:00
iE<08>f hV
<EFBFBD>f J
2026-09-13 20:50:51 +00:00
 k% $ > : ; 9 I$ > &I> I: ; 9 ( I !I/
4: ; 9 I?< 4G: ; 9 <00><00><01> /home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socmpi_periph.c_default_types.h_stdint.hmpi_periph.hinterrupts.hETS_TG1_LACT_EDGE_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_RMT_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCE__uint32_tETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEMPI_BLOCK_BASESETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -mno-target-align -gdwarf-4 -ggdb -Os -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -freorder-blocks -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fno-stack-protector -fzero-init-padding-bits=all -fno-malloc-dceETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build/bootloaderETS_TWAI_INTR_SOURCEETS_MAX_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCElong int/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/mpi_periph.cETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCEETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEsigned charlong long unsigned intMPI_OPERATIONS_REGuint32_tunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEcharETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCElong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_TG0_WDT_LEVEL_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
2026-09-13 20:50:51 +00:00
ABI=0
((<00><>    !mpi_periph.cMPI_OPERATIONS_REGMPI_BLOCK_BASES    
 ' . 5 < A O V ] k r w <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>      ! ' - 3 9 ? E K Q W ] c i o u { <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00>      # ) / K l <00><00> .symtab.strtab.shstrtab.text.data.bss.rodata.MPI_OPERATIONS_REG.rodata.MPI_BLOCK_BASES.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop4!4'4,4G8dH<00>_@<00>8 p<00><00><00>h~@<00>   <00><00><00>0<00>S <00>0<00>0<00>8<00>=<00>@<00> X h1<00><00>/102 0 0 0 644 6124 `
ELF^D4(.t<01> |<06><03><02>0<08><05><07>a<07> <07>int!<04>)$vh.<07><07><07>C~<07>,<07> 
Y <07> <07> : }jp`<07><07><07>g<07>uM<07><07>.1<07>[<07> !W "7#<07>$<07>%m&4'<07>(<07>+!,<07>-.<07>/F0<07>1! 2E3n4<07>5<07>6<07>7V8.9<07>:Y;<07><G=<07>>@?@A<07>BICeD<07>E\ L irq<13>5L
2026-09-13 20:50:51 +00:00
,)X ] "% $ > : ; 9 I$ > &I> I: ; 9 (  : ; 9  : ; 9 I8
4: ; 9 I?< 4G: ; 9 
<01> /home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socpower_supply_periph.c_default_types.h_stdint.hpower_supply_periph.hinterrupts.hETS_TG1_LACT_EDGE_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEpower_supply_periph_signalETS_TG0_LACT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -mno-target-align -gdwarf-4 -ggdb -Os -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -freorder-blocks -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fno-stack-protector -fzero-init-padding-bits=all -fno-malloc-dceETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build/bootloaderETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCEcharlong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCE__uint8_tETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCE/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/power_supply_periph.cETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEsigned charlong long unsigned intpower_supply_signal_conn_tunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEETS_RMT_INTR_SOURCEETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCElong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEuint8_tETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
2026-09-13 20:50:51 +00:00
ABI=0
<00><>
   power_supply_periph.cpower_supply_periph_signal 


 
%
3
:
A
H
O
V
]
k
r
w
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>






&
,
2
8
>
D
J
P
V
\
b
h
n
t
z
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>





"
(
1
M
^
s .symtab.strtab.shstrtab.text.data.bss.rodata.power_supply_periph_signal.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info4!4'4,4T5xO@\, `<00><00>sGn@<00>  <00>_<00>0sm <00>0<00>0<00>8H<00>  (2<00><00>