Reflow-plate/build/esp-idf/esp_hal_gpio/libesp_hal_gpio.a

!<arch>
/               0           0     0     0       450       `
||||||||<00>T<00>T<00>T<00>T<00>T
<d
<d
[<5B>
[<5B>
ugpio_hal_intr_enable_on_coregpio_hal_intr_disablegpio_hal_iomux_ingpio_hal_iomux_outgpio_hal_matrix_ingpio_hal_matrix_outgpio_hal_matrix_interconnectgpio_hal_isolate_in_sleeprtcio_hal_set_directionrtcio_hal_set_direction_in_sleeprtcio_hal_isolatertcio_hal_iomux_inputrtcio_hal_iomux_outputrtc_io_descrtc_io_num_mapsdm_hal_initsdm_hal_deinitsoc_sdm_signals//                                              58        `
rtc_io_hal.c.obj/
rtc_io_periph.c.obj/
sdm_periph.c.obj/

gpio_hal.c.obj/ 0           0     0     644     33436     `
ELF



^
dy4(;:<00><1F><><00> <00><1F><><00><>?<3F><><EFBFBD><EFBFBD><00><>?<3F><><EFBFBD><EFBFBD><00><>?<00><>?<3F><><EFBFBD><EFBFBD> <10><>?
6a<1C>78<13>@<00><><EFBFBD> <00>i<13>
<00>@<00><><EFBFBD> <00>*<16> <00>
<01> <00>
<01><>t<EFBFBD><74><00><><10><> <20> <00>
<01> <00>
<01> <00>j<16><02><>2<EFBFBD> <20>3<EFBFBD><33> <00>#<23><00><><10><00><> <20> <00>#<23>2<> <20>3<EFBFBD><33> <00>#<23><00><><10><00><> <20> <00>#<1D>6a<00><02><> <20><><EFBFBD><EFBFBD> <00>(<28><00><><10> <00>(<1C>78<13>@<00><><EFBFBD> <00>i<13>
<00>@<00><><EFBFBD> <00>*<16> <00>
<01> <00>
<01><>t<EFBFBD><74><00><><10><> <20> <00>
<01> <00>
<01> <00>j<1D>6A<00>R<>L<EFBFBD>U<EFBFBD><55> <00><05><><EFBFBD><7F><10> <00><05>:<3A><>	<00><00><><EFBFBD> <00>	¢<00><> <20> <00>	00t:<3A><><00><><EFBFBD> <00>	<09><00><>@D@L$@D@<40> <20> <00>	<1D>6A00t<30>:<3A><><00><00><><EFBFBD> <00>	<09><00><>@D@L$@D@<40> <20> <00>	<1D>6A<00><03>P<>t,x78<1C>:<3A><><00><00><><EFBFBD> <00>ҢЙ <20> <00><08><00><1D>6A<00><03>0<>t<EFBFBD><00><><EFBFBD><00><00><><EFBFBD> <00>	<09><00><><10><00><> <20> <00>	`<60>tP<74>t<EFBFBD><00><1D>6A<00>
<0A><05><02><00><0E><0E><05><04><02><00><1D>"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!((((GPIO_PIN_MUX_REG[gpio_num])) >= 0x3ff00000) && ((GPIO_PIN_MUX_REG[gpio_num])) <= 0x3ff13FFC))//IDF/components/esp_hal_gpio/esp32/include/hal/gpio_ll.h6A<00><00>3<EFBFBD><33><03><00><><1A><00>;

<EFBFBD>
<EFBFBD><00><00><><EFBFBD><EFBFBD><00><00><00> <00>l<><6C><EFBFBD><10> <00><08> <00>|ꠙ<10> <00><08> <00>|z<><7A><10> <00><08> <00>|<7C><><EFBFBD><10> <00><08> <00>*<2A><> <20> <00><1D>gpio_ll_sleep_input_disable<00><><EFBFBD><EFBFBD>
|
<00>0l0` 1 4 ; # { <00>
<01><0C>-
i
V
{	<03><03>34<07>	>d<03>n<07>fintA<05><03>
.b<05>
<08><05><04>	<09><08><16><08><16>	

<EFBFBD>val<12>	-
<08><16><08><16>	H


val <12>#	r
<08>$<16><08>%<16>	"<05>

H
val'<12>*	<09>
sel+<16><08>,<16>	)<05>

<EFBFBD>
val.<12>4	<09>
<08>5<16><08>6<16>	3
<EFBFBD>
val8<12>;	A<08><<16><08>=<16>	:\
val?<12>B	<09><08>C<16><08>D<16>	A<05>
\valF<12>I	<09><08>	J<16><08>K<16>	H<05>
<EFBFBD>valM<12>Q	<08>R<16><08>S<16>	P+
<EFBFBD>valU<12>[	U<08>\<16><08>]<16>	Zp
+val_<12>b	<09><08>c<16><08>d<16>	a<05>
pvalf<12>i	<09><08>j<16><08>k<16>	h<05>
<EFBFBD>valm<12>
<0A>v	)tw<16><08>x<16>	uD
<EFBFBD>valz<12>}	nt~<16><08><16>	|<05>
Dval<05><12><05>	<09>t<05><16><08><05><16>	<05><05>
<EFBFBD>val<05><12><05>	<09>t<05><16><08><05><16>	<05>
<EFBFBD>val<05><12><05>	=t<05><16><08><05><16>	<05>X
val<05><12><05>	<09><08><05><16>><05><16>
N
<05><16><08><05><16><08><05><16>
%<05><16><08><05><16><08><05><16>	<05><05>
Xval<05><12><05>	7|<05><16>
<08><05><16>
<08><05><16>
	<05>R
<EFBFBD>val<05><12><05>	<09><08><05><16>[<05><16>
v<05><16>

 
<05><16>
	<05><05>
Rval<05><12><05>	
<05><16><08>	<05><16>
,<05><16>
<08><05><16>	<05>
<EFBFBD>val<05><12><05>	v<05><16>	<05><16>
<08><05><16>
2<05><16>
<08><05><16>	<05><05>
val<05><12><0E><00><19>	<0F><0E>out<0E>
<0E><0F>	<0E><0F><07><0F>!-
<0F>(r
)/<07>
<0F>0<0E> <0F>	1<0E>$f	2<0E>(<0F>9<07>
,I@A0 G<07>4<0F>N<07>8inO<0E><in1V@"W<0E>D<0F>	X<0E>H9	Y<0E>L`UPg<07>T<0F>n<07>X
o<0E>\<0F>p<0E>`<0F>
q<0E>d;
r<0E>h
s<0E>l
t<0E>p<0F>{)t<05>nxD
<05><07>|[<05><07><00>-<05>=<00>pin<05><07>	<00><11><05>7(
v
<05><07>,
<05><07>	0
<11><05><07>	0
<0A><12><00>	,'
<00>	,<00>v<00>	,'<03><05><03>	<12><00>	,'<05>	*
<17>	|	!<17>	

		#	.	E	P	[		<17>
<17><17><17>
<17><17><17><17>

<17>
<17>
<17>
<17>
<17>
<17>
<17>
<17>
<17>
$0< H!T"`#l$x%<17>&<17>'<17>(<12>,'<14>	,!	=dev"=<04>	5#&<19>
Mp<1A>|<1A><1A>=L<06><1A><1A><1A><1A>
7]?<06><1A><1A><1A><1C>
\{
<01>
hal
\4

R<1E>
\B<>y
:
^N <20>/+ <20>SO!.O"
Z<03>#0"
[
<EFBFBD>
"
\"
]/==
_<05> =|z I<00><00>LL
`<05> (<00><00> 3<00><00><1F>[[
a<05> <20><00><00> <20><00><00>#bjj
b k

 v.
,
Cy
G#
<01><>
hal
G7

R$u
GE<47>
S$

G[<5B>
T$P
Gq<47>
U%<00><00>
"
Zr"
[s"
\u"
]
0!!<00>
"
Zr"
[t"
\u"
]
0"
^
0

<;
<01><>hal
<.

R$<24>
<<<3C>
S$P
<O<>
T$<24>
<`<60>
U$,
<n<>
V<1F>
&
>X <20>L
J
 <20>b
`
 w
u
!9p"
Zs"
[t"
\u<08>"
]v<08>H
04
<01>
hal
0-

R$<24>
0;<3B>
S$P
0N<30>
T$<24>
0_<30>
U<1F>

3	 <20><00>
<00>
 <20><00>
<00>
&2<00><1C>
*1
<01><>hal
*-

R<1E>
*;<3B><00>
<00>
'
*I|<00>
<00>
#<23>
,
, <20> <20>$" ;7G
#`
<01><>hal
#,

R<1E>
#:<3A>fb'
#H|<00><00>P
#W<><00><00><1F>
%8 <20><00><00> <20> <20>SQ<1F>
&l <20>ig <20>}#<23>88&
' <20><00><00> <20><00><00> <00><00>:
l
<01><>hal
0

R$<24>
><3E>
S
 <00> %#!<1F>**

	D <20>86 <20>MK#h>>,
	 vb` <20>yu'<27>>,(<28><00><00>)<29><02>P
<00>
<01><>hal
7

R<1E>
E<><00><00>$
X<>
T<1F>

	 <20> <20>20h&&,
	i vGE <20>^Z'<27>&,(<28><00><00>)<29><02>P#3TT=
 A<00><00> M<00><00> Z<00>*X
<02><03>+hw<02>>=,P<02>K<>,<2C><02>\<5C>*<2A>	<02>
+hw<02>
1=,<2C><02>
=<3D>,'<02>
P<>-<2D>	*<12>*,*<02>
d+hw<02>
==,<2C><02>
J<>.<2E>	t<12>t,d*Y<02>
<03>+hw<02>
<=,<2C><02>
I<>/<2F>	<00><12><00>,<05>*oj
<03>+hwj
5=,<2C>j
B<>-<2D>	<12>,<05>*<2A>R
3+hwR
5=,<2C>R
B<>*<2A>B
h+hwB
<=,B
I<>,<2C>B
[<5B>*<2A>5
<03>+hw5
?=,<2C>5
L<>01r	7
<05>1<>7
<05>*<2A>)
<03>+hw)
:=,<2C>)
G<>2<><02>3hw<02>;=4<><02>H<EFBFBD>.<2E>	<00><12>,2
<02>M3hw<02>9=4<><02>F<EFBFBD>.<2E>	]
<12>],M5<><02>3hw<02>5=4<><02>B<EFBFBD>.<2E>	<00>

%U
$>:;9I$>&II
:;9<0B>


:;9I
8	
:;9


I
:;9I
:;9I
8
5I
:;9

:;9I8
:;9I8
:;9I8

I
!I/4:;9I?<
>I:;9
(
(
:;9
.
?:;9'<19>
<
I.
?:;9'<
.
?:;9'
@<18>B
:;9I:;9I<17>B
1R
<01>B
XYW
 1<17>B!<21><>


1"<22><>
<18>B#
1R
<01>B
XYW$:;9I%<25><>


1
&<26><>

1'
1
(41<17>B)41*.
:;9' 
+:;9I,:;9I-4I4.4I4/4I40
14:;9I2.
:;9' 
3:;9I4:;9I5.
:;9' 	
S	{
<00><03>%<25>,<2C><00>
-r.=r
	
S	=
<00><03>%<25>,<2C><00>=Lr=L
<00><03>%<25>,<2C><00>L[rL[
<00><03>%<25>,<2C><00>[jr[j
<00><03>%<25>,<2C><00>jyrjy
<00><03>%<25>,<2C><00>
-r
-
S
-2<>
,r
,
S
S1
<00><03>%<25>,<2C><00>!
T!1
<00><03>%<25>,<2C><00>
/r
/
S
!
T!/
<00><03>%<25>,<2C><00>;
S;`
<00><03>%<25>,<2C><00>P
TP`
<00><03>%<25>,<2C><00>
Uu<><EFBFBD>`
<00><03>%<25>,<2C><00>
Xr
Uu<><EFBFBD>
<00><03>%<25>,<2C><00>0<>8r8
S8^r8;
S;^
<00><03>%<25>3<EFBFBD><00>8P
TP^
<00><03>%<25>,<2C><00>
Yr
S*0
Y*0
X
>j
Z
>Q
YQj1s$<24>DN
XN_<00>PY
SYu
<00><03>%<25>,<2C><00>ux
Sx{s`<60>{<00>
<00><03>%<25>,<2C><00>
Y
X
&R
Z
&9
Y9R1s$<24>,6
X6G<00>PTa
Xarru<00>
X<><00>rT<00>
TTY
SY\s`<60>\u
<00><03>%<25>,<2C><00>ux
Sx{s`<60>{<00>
<00><03>%<25>,<2C><00>T<00>l`14;#{<00>l`14;#{&<00>


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/esp32/include/hal/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/register/soc/home/ricardo/.espressif/v6.1/esp-idf/components/soc/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/include/hal/home/ricardo/.espressif/v6.1/esp-idf/components/esp_rom/include/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/esp32/include/soc/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/includegpio_hal.c
gpio_ll.h_default_types.h_stdint.hgpio_struct.hgpio_periph.hgpio_hal.hesp_rom_gpio.hgpio_num.h	assert.h


	

	
	
	
	
-	
<03>	
	
	


	

	<03>}	
2	
<03>	
	
	
	
	
	
	
	
D	
	

<03>}	
<03>	
	
	
	
	
#	
	
	
	
	
		
#	
	
	
	
	


<03>}	
	



	

	
<03>	
	
	
	
	

<03>}	
	
	
	
-	
<03>	
	
	


	

	<03>}	
2	
<03>	
	
	
	
	
	
	
	
D	
	


<03>}	
	


#
	

	
<03>	
	
0	
	
	
	
	

<03>z	
<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

<03>}	
<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


<03>|	
	


*
	

	
<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


<03>|	
	


0
	

	

	
	
	
<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

<03>}	

	
	


<
	

	
<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	
	&
	
	

<03>|	

	
	


<03>
	

	

	


	
	


<03>
	

	
<03>	
	
	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

<03>}	
<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

<03>}	
<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

<03>	
<03>
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

<03>~	
2	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


M	
	

status1func_in_sel_cfgfunc_selGPIO_NUM_NCcpusdio_int1gpio_hal_intr_disablesignal_idxpcpu_nmi_int1unsigned intrdy_realcore_idmaskgpio_ll_intr_enable_on_coreGPIO_NUM_10GPIO_NUM_11GPIO_NUM_12GPIO_NUM_13GPIO_NUM_14GPIO_NUM_15GPIO_NUM_16GPIO_NUM_17GPIO_NUM_18GPIO_NUM_19rdy_sync2GPIO_PIN_MUX_REGpcpu_intpcpu_int1reserved3gpio_ll_set_input_signal_fromcali_datauint32_tacpu_nmi_intGPIO_NUM_20GPIO_NUM_21GPIO_NUM_22GPIO_NUM_23GPIO_NUM_25GPIO_NUM_26GPIO_NUM_27GPIO_NUM_28GPIO_NUM_29GPIO_NUM_6long long unsigned intGPIO_NUM_30GPIO_NUM_31GPIO_NUM_32GPIO_NUM_33GPIO_NUM_34GPIO_NUM_35GPIO_NUM_36GPIO_NUM_37GPIO_NUM_38GPIO_NUM_39from_gpio_matrixgpio_ll_sleep_pulldown_disenablegpio_ll_sleep_sel_enoen_selstatus1_w1tcintr_stgpio_ll_sleep_pullup_disstatus1_w1tsfuncsig_in_sel_Boolesp_rom_gpio_connect_out_signalesp_rom_gpio_connect_in_signalrtc_maxbt_selectacpu_intstrapint_enagpio_numout1_w1tccharout1_w1tsreserved10reserved12reserved16reserved18int_typedatareserved_5cpcpu_nmi_intuint8_tstatussdio_selectgpio_hal_context_tgpio_hal_matrix_inreserved20long long intintrgpio_hal_matrix_interconnectin_inv/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/gpio_hal.cfunc_out_sel_cfgvalue_sync2gpio_ll_sleep_output_disableenable1_w1tc/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/buildgpio_hal_iomux_outgpio_ll_clear_intr_statusGPIO_NUM_MAX__assert_funcout1gpio_ll_clear_intr_status_highenable1wakeup_enablelong doubleacpu_nmi_int1inv_selconfigoen_invshort intlong intgpio_hal_iomux_ingpio_ll_sleep_input_disablesig_src_pinout_invreserved0__uint8_tgpio_ll_intr_disablereserved8startgpio_hal_isolate_in_sleeptemp_regcali_conflong unsigned intgpio_hal_matrix_outgpio_hal_intr_enable_on_coreoen_inv_selpad_driverenable1_w1tsunsigned char__uint32_tgpio_ll_input_enableacpu_int1gpio_dev_sgpio_dev_tGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dceGPIO_NUM_0GPIO_NUM_1GPIO_NUM_2GPIO_NUM_3GPIO_NUM_4GPIO_NUM_5status_w1tcGPIO_NUM_7GPIO_NUM_8GPIO_NUM_9enable_w1tctemp_valsigned charstatus_w1tsenable_w1tsshort unsigned intGPIO_PIN_MUX_REG_OFFSET__func__out_w1tcgpio_ll_func_selstrappingsig_in_invout_w1tssig_dst_pincp
ABI=0








(
Yuu"<00>(33
48l(``(11(44(;;(##(a"{(
<00><> <00> !
##$&()+-/1
	
2346<00>:lPh`z1<00>4<00><00>;<00><00>#
!
{!;
gpio_hal.c.LC24__func__$4gpio_hal_intr_enable_on_coregpio_hal_intr_disableGPIO_PIN_MUX_REG_OFFSETgpio_hal_iomux_ingpio_hal_iomux_outgpio_hal_matrix_inesp_rom_gpio_connect_in_signalgpio_hal_matrix_outesp_rom_gpio_connect_out_signalgpio_hal_matrix_interconnectGPIO_PIN_MUX_REGgpio_hal_isolate_in_sleep__assert_func
'
'
'
+
'
-
*
,
/



0
1Ragr<00><00><00>Tu0j4#G	,,,+
"33-*,     % .( (1;;

;!;(;,,
0
4;9;@;DD
H
L;Q;X;\\
`
d;i;p;tt
x
	|;	<00>;	<00>;<00><00>
<00>

<00>;
<00>;
<00>;<00><00>
<00>
<00>;<00>;<00>;<00><00>
<00>
<00>;<00>;




!
(
/
6
=
B
P
W
^
c
q
x
<00>
<00>
<00>
<00>
<00>
<00>





R

b

<00>

<00>

<00>

!
1
f
v
<00>
<00>
<00>

5
E
z
<00>
<00>
<00>
	

N
^
<00>
<00>
<00>
<00>

-
b
r
<00>
<00>
<00>
<00>
<00>
<00>


'
\
l
|
<00>
<00>
<00>
<00>
<00>
&
6
F
V
f
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


"
/
<
I
V
|
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
	
	
%	
2	
?	
L	
f	
t	
<00>	
<00>	
<00>	
<00>	






!

'

-

3

9

?

E

K

Q

W

]

c

i

o

u

{

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>


D
P
q
<00>
<00>
<00>
<00>
<00>;<00>
<00>
<00>
<00>
<00>
<00>;




 
-
?
H
S
X
\;=l
p
y
}
<00>
<00>
<00>;L<00>
<00>
<00>
<00>
<00>
<00>
<00>;[<00>
<00>
<00>
<00>
<00>
<00>
<00>;j







"

)

-
;F

T

b

p

<00>

<00>

<00>


<00>
;
<00>

<00>

<00>





!

%;
5
9
B
F
O
S
Y

<00>
<00>
	<00>;	<00>
<00>
<00>
<00>
	<00>
	<00>;	<00>
<00>
<00>
<00>

	

;2
=
A
F
Q
U
^
c
g;s
w
<00>
<00>
<00>
<00>
<00>
<00>
<00>;<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


;

"
&
/
3
=
B
F;V
Z
c
g
q
v
z;8<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>;<00>
<00>
<00>
<00>;<00>
<00>




;*.
2
;
?
I
N
R;>^
b
k
o
x
|;><00>
<00>
<00>
<00>
<00>;<00>
<00>
<00>
<00>
<00>
<00>
<00>;<00>

	




 ;&0
4
=
A
J
N;&W
[
n
s
w;T<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


0
J
W
_
z
<00>
<00>
<00>
<00>
<00>
<00>

&
4
N
[
i
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>



4
@
H
c
w
<00>
<00>




/
3
;
?
S
W
^
b
|
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>




.

2

L


P


b


f


w


{


<00>

	<00>

	<00>

	<00>

	<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>



$
(
;
?
F
J
f
j
q
u
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>



 
'
+
5
9
S
W
i
m

<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>





#
'
8
<
M
Q
b
f
y
}
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


!
2
6
G
K
^
b
i
m
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>







.
2
9
=
F
J


;
; 
$;(
,;0
	4;	8

<;
@
D;H
L;







 
	$
	(

,

0
4
8
<
<00>
&
%
<00>
/
	<00>

<00>	
<00>	
<00>:<00>:<00>::::
":+:3:?:H:T:\:&b:&h:,n:,u:1{:6<00>:9<00>:G<00>:R<00>:R<00>:R<00>:T<00>:T<00>:T<00>:V<00>:V<00>:Y<00>:\<00>:a<00>:r<00>:u<00>:u
:x:{
:<00>:<00>:<00>1:::E:M:V:\:b:n:w:<00>:<00>: <00>:"<00>:*<00>:*<00>:*<00>:0<00>:4<00>:6<00>:><00>:><00>:D<00>:D<00>:I<00>:N<00>:Q:_:j:j:j0:9:D:L:U:[:a:g:m:y:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:8<00>:8<00>:8<00>:8:8
:8:8:8:8":8(:8.:84:8::8@:8F:8L:8S:8Y:;`:Pf:^m:^x:^|:^<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>::	:!:/:/!:/%:/::	C:	L:	
U:	
`:	h:	n:	t:	z:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	,<00>:	,<00>:	,<00>:	,<00>:	2<00>:
<00>:
	:
	:
	:
	:
	:
#	:
)	:
/	:
5	:
;	:
A	:
G	:
M	:
S	:
Y	:
_	:
-f	:
-p	:
-y	:
-}	:
9<00>	:<00>	:<00>	:<00>	:<00>	:!<00>	:<00>	:<00>	:<00>	:<00>	:<00>	:<00>	:<00>	:
:	
:
:#
:.-
:.7
:.A
:.K
:.U
:._
:.i
:.s
:.}
:.<00>
:.<00>
:.<00>
:.<00>
:.<00>
:.<00>
:=<00>
:=<00>
:=<00>
:=<00>
:=<00>
:=<00>
:=<00>
:=<00>
:=<00>
:=:=:=:=#:=-:=7:=A:=K:=U:=_:=i:=s:=}:=<00>:=<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L<00>:L:L:L:L#:L-:L7:LA:LK:LU:L[:La:[h:[r:[}:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[<00>:[
:[
:[
:[#
:[-
:[3
:[9
:j@
:jJ
:jT
:j\
:jb
:jh
:jn
:jx
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j<00>
:j:j
:j:y:y!:y%:y



 
(
0
8
 


$
0
<
H
T
 `
l
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>




 

,

8

	D

	P

	\


h


t


<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

.symtab.strtab.shstrtab.literal.gpio_hal_intr_enable_on_core.literal.gpio_hal_intr_disable.rela.literal.gpio_hal_iomux_in.rela.literal.gpio_hal_iomux_out.rela.literal.gpio_hal_matrix_in.rela.literal.gpio_hal_matrix_out.rela.literal.gpio_hal_matrix_interconnect.rela.literal.gpio_hal_isolate_in_sleep.text.data.bss.rela.text.gpio_hal_intr_enable_on_core.rela.text.gpio_hal_intr_disable.rela.text.gpio_hal_iomux_in.rela.text.gpio_hal_iomux_out.rela.text.gpio_hal_matrix_in.rela.text.gpio_hal_matrix_out.rela.text.gpio_hal_matrix_interconnect.rodata.gpio_hal_isolate_in_sleep.str1.4.rela.text.gpio_hal_isolate_in_sleep.rodata.__func__$4.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop
4A
@e
D`@D8<00>
P<00>@D8<00>
\<00>@$D8<00>
h<00>@<D8	<00>
|<00>@TD8

<00>
@lD<8
7

<00>
=

<00>
C
<00>
M

<00><00>H
@<00>D`8u

4
lp
@E$8<00>

<00>
`<00>
@,E$8<00>

1<00>
@PE$8<00>

44<00>
@tE<8<00>

h;<00>
@<00>EH8
<00>#	@<00>E081
2<00><00>
_
<00>{Z@(Fx8!
<<00>
X<00><00>@<00>F<00>
8$<00>
(<00>
<00>@<00>H8&<00>
<00>

<00>
<00>b
<00>@<00>[<00>8)<00>
($X
<00>@c<00>8+<00>
<00>$H
<00>@<00>c<00>8-<00>
<00>$*
<00>@<00>d<8/
0<00>2#



0=0

E=8
1
}=@
,@<00>s`84>
<00>=<00>

9@<t<00>
86
<00>? 9%	<00>BI

vG
/0              0           0     0     644     46804     `
ELF



^
<00><>4(a`<10><>?
<10><>?
<10><>?
<10><>?
<10><>?
<10><>?
<10><>?
<10><>?
<10><>?
<10><>?
"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!((((rtc_io_desc[rtcio_num].reg)) >= 0x3ff00000) && ((rtc_io_desc[rtcio_num].reg)) <= 0x3ff13FFC))//IDF/components/esp_hal_gpio/esp32/include/hal/rtc_io_ll.h6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><08><00><><1A><00>;

<EFBFBD>
<EFBFBD><00><00><>x<EFBFBD><00><00><00> <00>	 "<22><><00>"<22><>2<EFBFBD><32><10><>0<EFBFBD> <00>	<1D>"(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)" && (!((((rtc_io_desc[rtcio_num].reg)) >= 0x3ff00000) && ((rtc_io_desc[rtcio_num].reg)) <= 0x3ff13FFC))6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><08><00><><1A><00>;

<EFBFBD>
<EFBFBD><00><00><>n<EFBFBD><00><00><00> <00>	 "<22><><00>"<22><>2<EFBFBD><32> <20> <00>	<1D>6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><08><00><><1A><00>;

<EFBFBD>
<EFBFBD><00><00><>u<EFBFBD><00><00><00> <00>	 "<22><><00>"<22><>r<EFBFBD><72> <20> <00>	<1D>6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>x "<22><>"<22><><02><00><><1B><00><<02><><00><0B><00><00><>^<5E><00><00><00> <00>
<EFBFBD><EFBFBD> <20> <00>
<1D>6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><08><00><><1A><00>;

<EFBFBD>
<EFBFBD><00><00><><EFBFBD><EFBFBD><00><00><00> <00>	 "<22><><00>"<22><>b<EFBFBD><62> <20> <00>	<1D>6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><08><00><><1A><00>;

<EFBFBD>
<EFBFBD><00><00><><EFBFBD><00><00><00> <00>	 "<22><><00>"<22><>r<EFBFBD><72><10><>0<EFBFBD> <00>	<1D>6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> "<22><>"<22><><02><00><><1B><00><<02><><00><0B><00><00><>j<EFBFBD><00><00><00> <00>
<EFBFBD><EFBFBD><10><>0<EFBFBD> <00>
<1D>6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><08><00><><1A><00>;

<EFBFBD>
<EFBFBD><00><00><><EFBFBD><EFBFBD><00><00><00> <00>	 "<22><><00>"<22><>b<EFBFBD><62><10><>0<EFBFBD> <00>	<1D>"(Cannot use SET_PERI_REG_BITS for DPORT registers use DPORT_SET_PERI_REG_BITS)" && (!((((rtc_io_desc[rtcio_num].reg)) >= 0x3ff00000) && ((rtc_io_desc[rtcio_num].reg)) <= 0x3ff13FFC))6A <20><><EFBFBD><00><><EFBFBD><EFBFBD><08><00><><1A><00>;

<EFBFBD><EFBFBD><EFBFBD><00><<0B><00><00><00> <00>	 "<22><><00>"<22><>"8@<00><><EFBFBD><EFBFBD><10><>000@3<>08 <20> 9	<1D>6A<00>f3+<00>C
&F&#s<><03>JfC2fS<02><<00>F<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <00>(|<7C><><EFBFBD><10> <00>(<28><>@<00><><EFBFBD> <00>[<5B><00>;<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <00>(|<7C><><EFBFBD><10> <00>(<28><>@<00><><EFBFBD> <00>k<04><00>/<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <00>(|<7C><><EFBFBD><10> <00>(<28><>@<00><><EFBFBD> <00>K<EFBFBD><00>#<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <00>(|<7C><><EFBFBD><10> <00>(<28><>@<00><><EFBFBD> <00>[<5B><00><00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <00>(0<> <20> <00>(뒂<>
@<00><><EFBFBD> <00>k<04><00><00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <00>(L<><4C> <20> <00>(<28><>@<00><><EFBFBD> <00>K<EFBFBD><00><1D>6A&#I<>3<07><>&%<25>&3V<00><02><00><00><02><00><00><02><00><00><02><00><00><02><00><00><02><00>
<00><02><00><00><02><00><00><02><00><00><02><00> <20> <20><00><00><02><00><1D>6A<00> <20><><EFBFBD><00><><EFBFBD><EFBFBD>H<EFBFBD><48> <20><><EFBFBD><00><><EFBFBD><EFBFBD>	<09><00><><1C><00>= <00><0C><00><00><><EFBFBD><EFBFBD><00><00><00> <00><0B><><10><>0<EFBFBD> <00><0B><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>X<EFBFBD>Ƞ<EFBFBD><C8A0><EFBFBD><00><><EFBFBD><EFBFBD>	<09><00><><1C><00>=
<0C><0C><00><00><><EFBFBD><EFBFBD><00><00><00> <00><0B><><10><>0<EFBFBD> <00><0B><>@<00><><EFBFBD><00> <00>Y<EFBFBD><00><1D>6A <20> <20><00><00><03><02><00><1D>6A<00><02><03><00><1D>rtcio_ll_iomux_func_selrtcio_ll_pulldown_disablertcio_ll_pullup_disablertcio_ll_disable_sleep_settingrtcio_ll_disable_output_in_sleeprtcio_ll_disable_input_in_sleeprtcio_ll_enable_sleep_settingrtcio_ll_enable_output_in_sleeprtcio_ll_enable_input_in_sleeprtcio_ll_input_enablertcio_ll_input_disable<00><><EFBFBD><EFBFBD>
|
N K K K K N N N a F
 <00> <00>   <00>
s<0C><00>g

T

<08><07>
<03><03>b<07>int<04><03>
.V
b<05><04>8	[
reg~mux~	Y
~ie~	<09>~	<09> ~	<09>!~	"~	<09>	#~ 	q$~$	<09>%~(	'&~,	!'~0	m(	p4<03>)<03>[

g
|
,l
h3|

	<09>
<0E>~<0E>~<05>
<10>
val~
	<09>
<0E>~<0E>~<10>
val~
	A<0E> ~<0E>!~\val#~
&	<09><0E>'~<0E>(~%<05>\val*~
-	<09><0E>.~<0E>/~,<05><10>val1~
4	<0E>5~<0E>6~3+<10>val8~
;	U<0E><~<0E>=~:p+val?~
B	<09><0E>C~<0E>D~A<05>pvalF~
I	<09><0E>J~<0E>K~H<05><10>valM~
P	#<0E>Q~inR~O><10>valT~
W	<09><0E>X~<0E>Y~
<0E>Z~<0E>[~<0E>\~
g]~V<05>>val_~
b	=c~d~
e~f~g~<0E>h~
<0E>i~aX<10>valk~
o	<09><0E>p~<0E>q~

8r~
n<05>Xvalt~
w	G<0E>x~<0E>y~
F
z~
R{~
<0E>|~}~
Z~~
<0E>~
<0E><06>~-<06>~
m
<06>~
<0E><06>~
<0E>
<06>~
H<06>~
	
<06>~
x<06>~

<0E>	<06>~<0E>
<06>~
<0E>
<06>~
<0E><06>~
<0E><06>~
@
<06>~
<0E><06>~
<06>~

<0E><06>~
vb<10>val<06>~
<06>	<<0E><06>~K<06>~

2<06>~
<0E>	<06>~
d<06>~	$
<06>~
<06>~
W<06>~

<06>~L
<06>~
E<06>~
<0E><06>~

c
<06>~
<06>Wbval<06>~
<06>	A	<0E><06>~
7<06>~
d<06>~
<0E>
<06>~
I<06>~
8
<06>~
<06>~<06>~
_<06>~

dac<06>~rue<06>~
rde<06>~
q<06>~
drv<06>~<06>\	Wval<06>~
<06>	<09>
<0E><06>~
<0E><06>~@<06>~<0E><06>~
#<06>~
<0E><06>~
k<06>~
3<06>~N<06>~

<06>~
<<06>~
7<06>~
<0E>
<06>~<06>~
><06>~

"<06>~
;<06>~
<0E><06>~
	<0E><06>~
<0E><06>~
t<06>~{
<06>~
d<06>~
<0E><06>~
|<06>~<06>\	val<06>~
<06>	{<0E><06>~	<0E><06>~v<06>~}<06>~n<06>~
/<06>~
<06><05>val<06>~
<06>	<09><0E><06>~0
<06>~
d<06>~
<0E>
<06>~
I<06>~
8
<06>~
<06>~
<06>~
xpd<06>~
/<06>~

,<06>~
	<0E><06>~<0E><06>~
rue<06>~
rde<06>~
drv<06>~
q<06>~
<06><05><10>val<06>~
<06>	<09><0E><06>~sel<06>~<06>
<10>val<06>~
	=
<14>

~sel
~<06>Y

val
~
	<09>
<14>
~	<14>
	
~


~<14>
~
<05>
Y
val

~
	<09>
<14>
~(
~
<10>
val
~<18>
<00>Xout<07>
	$<07>
	$A	<09>+<07>	<09>
2<07>	#
9	<09>@U	`
G<07>	
N<07> 	<09>U#$pin`](	<09>
l=p	<09>
m~t	<09>u<07>x	<09><06>G|	<09><06><<00>	}<06>m<00>	<09><06><07>
<00>	r<06>{<00>	~<06>}<00>	S<06><07><00><19>

=
<00>W
<07>
<00><19>
<07>
<00>
<EFBFBD>m,
A	},

<EFBFBD><00>,	<1B>

X<1C>
<15>,#<0E><1E><1E>
P&<03>,
#
/
u<03><03><1F>M. <20> p <20> <20>!2
a
<01>w"-
a!p
R"Y

a0p
S#
.$
Zr$
[s!A
X
<01><>"-
X p
R"Y

X/p
S"<22>
X>~
T%~<00>$
Zr#.$
Zr$
[s!a
P<00>
<01><>"-
Pp
R&<26>
L
RZ'<27>#A
$
Z<03>#0$
[<08>$
\$
]&`QQK
S<05>'m#<23>
$
Z<03>#0$
[<08>$
\$
]&<26><00><04>
T<05>',*#<23>$
Zr!<21>	
4<00>
<01>"-
4+p
R"^

4F

S% 
,$
Zr%(w@$
Zr%0T$
Zr%<<00>h$
Zr%D<00>|$
Zr%L<00>$
Zr%X
<00>$
Zr%`<00><00>$
Zr%h<00>$
Zr%s<00><00>$
Zr%|w<00>$
Zr#<23><00>$
Zr!V
F

<01><>"-
"p
R"^

=

S&<26>(
(
	k'<27>A?'<27>VT&<26>??
	<09>'lj&<26>X
X
	<09>'<27><00>'<27><00><00>&oo
	<09>'!<00><00>&<26><00>
<01>
	!'<27><00><00>'<27><00><00>&<00><02>
	H'!<00><00>&<26><00>
<01>
!	|'<27>

<00>'<27>

&<26><00><02>
"	<09>',
*
&<26><00>
<01>
&	<09>'<27>A
?
'<27>V
T
&<00><02>
'	<09>'!l
j
&<26>



+	2'<27><00>

'<27><00>
<00>
&/
/

,	Y'!<00>
<00>
(T~(<28>(<28>~(<28>(
(D
~)<29><02>
N
<01><>*-<02>
7p<00>
<00>
+<2B>

#1
$
Z<03>#0$
[
<EFBFBD>
$
\$
]
<EFBFBD>
,<05>)5<02>
K
<01>y*-<02>
6p<00>
<00>
+<2B>
<00>#1
$
Z<03>#0$
[
<EFBFBD>
$
\$
]
<EFBFBD><00>,y)D}
N
<01><>*-}
8p+<2B>
#1
$
Z<03>#0$
[

$
\$
]
<EFBFBD>,<05>)<29>
s
K
<01>w*-s
7pD@+<2B>

#1
$
Z<03>#0$
[
u
$
\$
])<29>g
N
<01><>*-g
9pok+<2B>
<00>#<
$
Z<03>#0$
[
j
$
\$
]
<EFBFBD><00>, <05>)<29>
[
K
<01>`*-[
8p<00><00>+<2B>
#<
$
Z<03>#0$
[
^
$
\$
],<02><03>--<02>2p+<2B>
<00>
<EFBFBD><00>,<05>,<02><03>--<02>0p+<2B>
<00>
<EFBFBD><00>,<05>,<2C><02>--<02>1p-^
<02>P<EFBFBD>.<2E>vN
<01>i/-v/p<00><00>+<2B>
y#1
$
Z<03>#0$
[x$
\$
]
<EFBFBD>y,i.
lK
<01><>/-l.p<00><00>+<2B>
<00>#1
$
Z<03>#0$
[n$
\$
]
<EFBFBD><00>,<05>,l
S--S0p,<2C>I.--I/p0t.a
<01>/-.0p/Y
.?pFB+<2B>
<00>#0
$
Z<03>#0$
[0$
\$
]

%U
$>:;9I$>&II
:;9

:;9I8	
:;9I8


I
!I/4:;9I?<

:;9<0B>


:;9I
8
:;9

I
:;9I
:;9I
8
:;9<0B>


:;9I
8
:;9I
8
:;9I
:;9

:;9

:;9I85I:;9I4:;9I?<
>I:;9
(.
?:;9'<19>
<
 I!.
?:;9'
@<18>B
":;9I#<23><>


1$<24><>
<18>B%<25><>


1
&
1R
<01>B
XYW
'1<17>B(<28><>

1).
:;9'
@<18>B
*:;9I<17>B+4I4,.
:;9' 
-:;9I..
:;9'
@<18>B
/:;9I<17>B0.
:;9'
@<18>B
Q
RQ<00>
R<00><00>
R
(?
R
(?0<>?N
R
Xo
R
Xo0<>o~
R
<00><00>
R
<00><00>0<><00><00>
R
<00><00>
R
<00><00>0<><00><00>
R
<00><00>
R
<00><00>1<><00>

R

/

R

/
1<>/
>

R9
R9N
<00><03>%<25>,<2C><00>9
R9K
<00><03>%<25>,<2C><00>9
R9N
<00><03>%<25>,<2C><00>9
R9K
<00><03>%<25>,<2C><00>
RN
<00><03>%<25>,<2C><00>
RK
<00><03>%<25>,<2C><00>9
R9N
<00><03>%<25>,<2C><00>9
R9K
<00><03>%<25>,<2C><00>8
R8a
<00><03>%<25>,<2C><00>Q
SQa
<00><03>%<25>,<2C><00><00>NKKKKNNNaF
<00><00>NKKKKNNNaF
<00><00><00><00>


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/esp32/include/hal/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/include/hal/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/register/soc/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/includertc_io_hal.c
rtc_io_ll.h_default_types.h_stdint.hrtc_io_periph.hrtc_io_struct.hrtc_io_types.hassert.h
<03>
	

	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


	
	


<03>
	

	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


	
	


<03>
	

	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


	
	


<03>
	

	
	
	
	
	
	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

	

	
	


<03>
	

	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


	
	


<03>
	

	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


	
	


<03>
	

	
	
	
	
	
	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

	
	


<03>
	

	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


	
	


.
	

	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


	
	



	

	
		#
<03>
	
	
%	
	

	<03>~	
<03>	
	
/	
!	
	
	

	<03>	

	
	
<03>
	
	
%	
	

	<03>~	
1	
	
/	
!	
	
	

	N	

	
	
<03>
	
	
%	
	

	<03>~	
,	
	
/	
!	
	
	

	S	

	
	
<03>
	
	
%	
	

	<03>~	
1	
	
/	
!	
	
	

	N	

	
	
<03>	
	
%	
	

	<03>	
"	
	
/	
!	
		
	

	]	

	
	
<03>	
	
%	
	

	<03>	


	


<03>
	

	

	
	

sel0sel1sel2sel3sel4fun_seldrv_sdrv_vrtcio_numx32n_slp_selrtcio_ll_disable_input_in_sleepx32n_rdertc_numRTC_GPIO_MODE_INPUT_OUTPUT_ODrtcio_ll_output_enablertcio_ll_input_disablertcio_ll_output_mode_set__assert_funcrtc_gpio_mode_tsignal_idxunsigned intscl_selx32n_slp_oeadc1_fun_ieto_gpioslp_selsense4_holdadc2_mux_selfuncmodeadc1_holdsense2_slp_iex32n_rueslp_oertcio_ll_enable_input_in_sleepsense2_fun_seldebug_seldig_pad_holduint32_trtc_io_dev_srtc_io_dev_tsense4_mux_selrtcio_ll_pullup_disableRTC_GPIO_MODE_INPUT_OUTPUTrtcio_ll_enable_sleep_settingext_wakeup0xpd_daclong long unsigned inttouch_padw1tcw1tssense2_slp_selx32p_fun_ieRTCIOenablehall_senssense1_holddcurdbias_xtal_32kadc_padx32p_rdesense1_mux_selsense3_fun_iemux_selRTC_GPIO_MODE_OUTPUT_ODadc2_slp_iex32n_mux_seladc2_fun_iesar_i2c_iocharreserved11touch_cfgx32n_drvint_typedatano_gating_12mslpselx32p_slp_ieRTCIO_LL_OUTPUT_ODstatusrtc_io_desc_tsense3_fun_selx32p_ruepullupsense3_holdslpieadc1_fun_sellong long intreserved28x32p_fun_seldres_xtal_32kx32n_fun_iesense3_slp_iertc_io_descrtcio_ll_iomux_func_selslopesda_selsense3_slp_selhold_force/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/buildrtcio_ll_pulldown_disablexpd_xtal_32kxpd_biasxpd_hallrtcio_hal_iomux_inputadc1_slp_selfun_iex32p_slp_selsense1_slp_selx32n_holdwakeup_enabledatelong doublesense2_mux_selreserved26sense4_fun_iertcio_ll_disable_output_in_sleepRTCIO_LL_OUTPUT_NORMALshort intlong intRTC_GPIO_MODE_INPUT_ONLYx32n_slp_iesense1_fun_iertcio_hal_set_directiondrefhx32p_drvdreflhall_phasepulldownxtal_32k_padreserved0reserved3sense4_fun_sel/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/rtc_io_hal.cRTC_GPIO_MODE_OUTPUT_ONLYstartrtcio_hal_iomux_outputslp_iertcio_ll_out_mode_tadc2_fun_selholddrangepad_dacadc2_holdsensor_padslong unsigned intx32p_holdin_valrtcio_ll_disable_sleep_settingpad_driverunsigned char__uint32_trtcio_ll_input_enablesense2_holdx32p_slp_oetie_optdac_xpd_forceadc1_mux_selsense4_slp_selrtcio_hal_isolateGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dceslpoeadc2_slp_selrtcio_hal_set_direction_in_sleepsense1_fun_selsense1_slp_iestatus_w1tcenable_w1tcRTC_GPIO_MODE_DISABLEDsense4_slp_iesigned charstatus_w1tsrtcio_ll_output_disableenable_w1tsshort unsigned intsense3_mux_selxtl_ext_ctrx32n_fun_sel__func__debug_bit_selrtcio_ll_enable_output_in_sleepadc1_slp_ieout_w1tcx32p_mux_selout_w1tssense2_fun_iedac_xtal_32kGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
0,









0
,


(1"N(."K(."K(((!"I"K(."K(1"N((($"L"N(1"N(D"a("((/W
X/<00>
<00>/<00>
<00>/<00>
<00>/


.F
("
"3
4"O
P"kk"<00>(--K"x>"<00>(((((((((((((
<00><> <00> !
IN!#$6
HAK$&W
GbK&(<00> 
F<00>K(*<00>
E<00>K*,<00> 
D<00>N,.
!
C
N.0,

B7
N023V

?a
a3579y

A<00>

@;=?@ABCDEFGHIJLNOQSUW
	
XYZ\<00>
<00>
<00>
<00>
F
5<00>
<00>7<00>
<00>9<00>
;=rtc_io_hal.c.LC6__func__$10rtcio_ll_input_disable__func__$9rtcio_ll_input_enable__func__$8rtcio_ll_enable_input_in_sleep__func__$7rtcio_ll_enable_output_in_sleep__func__$6rtcio_ll_enable_sleep_setting__func__$5rtcio_ll_disable_input_in_sleep__func__$4rtcio_ll_disable_output_in_sleep__func__$3rtcio_ll_disable_sleep_setting__func__$0rtcio_ll_iomux_func_sel__func__$2__func__$1rtc_io_desc__assert_funcRTCIOrtcio_hal_set_directionrtcio_hal_set_direction_in_sleeprtcio_hal_isolatertcio_hal_iomux_inputrtcio_hal_iomux_output
P

5
0
Q
P


4
0
Q
P


3
0
Q
P


2
0
Q
P


1
0
Q
P

0
0
Q
P

/
0
Q
P

.
0
Q
P
 
+
0
Q
R













 
$
(
,

P

-
0
,
R 
Q$
Q(


!
!>>>>">(>9>1+>+Q????"?(?9?1+?+Q@@@@"@(@9@1+@+QAAA*A-A3AI"((<6A6QBBBB"B(B9B1+B+QCCCC"C(C9C1+C+QDDD*D-D3DL"((<6D6QEEEE"E(E9E1+E+QFFFF"F'F8F!!0*F*Q$D
%$D
(GT$D
XG<00>$D
<00>G<00>$D
<00>G<00>$D
<00>G
$D

G$$<00>$$X$<00>$($$<00>$%"$
NGN~G~<00>G<00><00>G<00>
G
>
G>
%<00>%<00>0%<00>L%<00>h%<00>%P%	%%4%kH"H"*H*6H6>H>FHFRHRZHZbH bmH$mvH(v~H,~III$I/I2I8ITIaIiIpIzI}I<00>I<00>I&Q'&--&A;I ;Q\&<00>s&xx&<00><00>I$<00>Q<00>I(<00>JJ!K!;6;6
6
;!;(;6,,
60
4;9;@;6DD
6H
L;Q;X;6\\
6`
d;i;p;6tt
6x
|;<00>;<00>;6<00><00>
6<00>
<00>;<00>;<00>;6<00><00>
6<00>
<00>;<00>;<00>;6<00><00>
6<00>
<00>;<00>;<00>;6<00><00>
6<00>
!<00>;!<00>;!<00>;6<00><00>
6<00>
$<00>;$<00>;$
;6


6

%
;%
;%
;6


6 

&$
;&)
;&0
;64
4

68

)<
;)A
;)H
;6L
L

6P

*T
;*Y
;*
8
=
=
=
;!
<(
=/
=6
==
=D
=K
=R
=W
=e
=

=

=&

=6

=F

=V

=f

=v

=<00>

=<00>

=<00>

=<00>

=<00>

=<00>

=<00>

=
=+
=;
=K
=[
=k
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=
=
=0
=@
=P
=`
=<00>
=<00>
=

=d

=u

=<00>

=<00>

=<00>

=<00>

=
=*
=7
=D
=Q
=^
=k
=x
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=
=
=!
=.
=<
=J
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=<00>
=
=
=/
=6
*:;*E
=S
=a
*x
=
)<00>;)<00>
=<00>
=<00>
=<00>
)<00>
)<00>
=<00>
&<00>;&<00>
=
&
&;&$
9(
9-
&:
K
-T
_
&d
&h;&Qx
9|
9<00>
&<00>
<00>
,<00>
<00>
&<00>
&<00>;&<00><00>
9<00>
9<00>
&<00>
=<00>
%<00>;%<00>
=
=
%-
%A
%U
%i
%}
%<00>
%<00>
%<00>
%<00>
%<00>
%<00>
%
=

$;$
=*
=<
$A
$E;$(U
9Y
9b
9f
9p
$u
$y;$?<00>
9<00>
9<00>
$<00>
$<00>;$X<00>
9<00>
9<00>
9<00>
9<00>
$<00>
$<00>;$o<00>
9<00>
9<00>
$<00>
$<00>;$<00>
9
9
9
9&
$+
$/;$<00>?
9C
9M
$R
$V;$<00>f
9j
9s
9w
9<00>
$<00>
$<00>;$<00><00>
9<00>
9<00>
$<00>
$<00>;$<00><00>
9<00>
9<00>
9<00>
9<00>
$<00>
$<00>;$<00><00>
9<00>
9
$
$;$

9 
9)
9-
97
$<
$@;$/
P
9T
9Z
$c
$l
$u
$~
$<00>
$<00>
=<00>
<00>;<00>
=<00>
9<00>
9<00>
=<00>
.<00>
<00>
<00>
.<00>

=
;'
=3
97
9<
=F
1K
X
j
1s

<00>
=<00>
<00>;<00>
=<00>
9<00>
9<00>
=<00>
0<00>
<00>
<00>
0<00>

=
;%
=1
95
9:
=D
3I
V
h
3q

x
=<00>
<00>;<00>
=<00>
9<00>
9<00>
=<00>
/<00>
<00>
<00>
/<00>
<00>
=<00>
;
=
9
9#
=-
22
?
Q
2Z

a
=n
=z
=<00>
,<00>
=<00>
=<00>
=<00>
-<00>
=<00>
=<00>
=
=

;
=$
9(
9-
=7
5<
I
Z
5c

=<00>
<00>;<00>
=<00>
9<00>
9<00>
=<00>
4<00>
<00>
<00>
4<00>

<00>
=
=
="
=/
=6
!:;!A
=L
9P
9U
=`
9d
9i
=s
+x
!<00>
<00>
+<00>
 
&
&
&
&,
&0
&A
$E
$V
$Z
$l
$p
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$


$

$

$

$,

$0

$A

$E

$V

$Z

$l

$p

$<00>

$<00>

$<00>

$<00>

$<00>

$<00>

$<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>



$
(
D
H
O
S
o
s
z
~
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>

!
!&
!*
!F
!J
!Q
!U
!
7
;
; 
$;(
,;0
4;8
<;@
D;H
L;P
!T;!X
$\;$`
%d;%h
&l;&p
)t;)x
*|;*







 
$
(
,
0
4
8
<
@
!D
!H
$L
$P
%T
%X
&\
&`
)d
)h
*l
*<00>
<00>



#
'	
?

C
!N
$A
%<00>
&J
)|
*::::":-:7:B:L:1V:1`:1j:1t:1~:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:9<00>:L<00>:L<00>:L::: :&:1:;:F:P:1Z:1d:1n:1x:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:9<00>:I<00>:I<00>:I:::$:*:5:?:J:T:1^:1h:1r:1|:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:9<00>:I<00>:I<00>:I::%:-:6:<:B:H:O:Y:c:(n:*x:<<00>:<<00>:<<00>:<<00>:<<00>:<<00>:<<00>:<<00>:<<00>:<<00>:<<00>:<<00>:<<00>:<:<:I:I:I+:4:::@:F:Q:[:f:p:1z:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1:9
:I:I:I/:8:>:D:J:U:_:j:t:1~:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1<00>:1
	:1	:9	:L	:L	:L3	:<	:E	:M	:V	:\	:b	:h	:o	:y	:<00>	:(<00>	:*<00>	:<<00>	:<<00>	:<<00>	:<<00>	:<<00>	:<<00>	:<<00>	:<<00>	:<<00>	:<<00>	:<
:<
:<
:< 
:<&
:L/
:L3
:LK
:T
:Z
:`
:f
:q
:{
:<00>
:<00>
:1<00>
:1<00>
:1<00>
:1<00>
:1<00>
:1<00>
:1<00>
:1<00>
:1<00>
:1<00>
:1<00>
:1:1:1:1$:9*:L3:L7:LN:!W:!]:!c:!i:!t:!~:!<00>:!<00>:!0<00>:!0<00>:!0<00>:!0<00>:!0<00>:!0<00>:!0<00>:!0<00>:!0<00>:!0<00>:!0
:!0:!0:!0 :!0*:!81:!Q7:!_@:!_D:!_Y:$b:$j:$u:$(}:$(<00>:$(<00>:$(<00>:$?<00>:$?<00>:$?<00>:$?<00>:$?<00>:$A<00>:$I<00>:$N<00>:$N<00>:$T<00>:$X<00>:$X<00>:$X
:$X
:$o
:$o"
:$o+
:$o3
:$o;
:$rA
:$xL
:$~R
:$~X
:$<00>c
:$<00>k
:$<00>t
:$<00>z
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00><00>
:$<00>:$<00>:$<00>:$<00>:$<00>':$<00>-:$<00>8:$<00>>:$<00>D:$<00>O:$<00>W:$<00>`:$<00>f:$<00>r:$<00>|:$<00><00>:$<00><00>:$<00><00>:$<00><00>:$<00><00>:$
<00>:$
<00>:$
<00>:$
<00>:$
<00>:$
<00>:$
<00>:$
<00>:$/
<00>:$/
<00>:$/
:$/
:$/
:$1
:$9
$:$>
*:$>
3:$D
7:$D
L:%U:%]:%c:%i:% o:%(u:%0{:%4<00>:%<<00>:%D<00>:%L<00>:%P<00>:%X<00>:%`<00>:%h<00>:%k<00>:%s<00>:%|<00>:%<00><00>:%<00><00>:&<00>:&<00>:&<00>:&<00>:&:&:&:&:&":&-:&7:&-B:&/L:&AV:&A`:&Aj:&At:&A~:&A<00>:&A<00>:&A<00>:&A<00>:&A<00>:&A<00>:&A<00>:&A<00>:&A<00>:&A<00>:&Q<00>:&Q<00>:&Q<00>:&Q:&Q	:&Q:&Q:&\ :&^&:&^,:&^7:&^A:&xL:&zV:&<00>`:&<00>j:&<00>t:&<00>~:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00><00>:&<00>
:&<00>	:&<00>:&<00>:&<00>":&<00>(:&<00>3:&<00><:&<00>@:&<00>V:)_:)e:)n:)r:)<00>:*<00>:*<00>:*<00>:*

>
?
@
A 
B(
C0
D8
E@
FH
GP
HX
I`
Jh
K
>
?
@$
A0
B<
CH
DT
E`
Fl
Gx
H<00>
I<00>
J<00>
K<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>




 

,

8

D

P

\

h

t

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>




(
4
@
!L
!X
!d
!p
$|
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$<00>
$
$
$
$$
$0
$<
%H
%T
%`
%l
%x
%<00>
%<00>
%<00>
%<00>
%<00>
%<00>
%<00>
%<00>
&<00>
&<00>
&<00>
&
&
) 
),
)8
*D
*P
*\
+h
,t
-<00>
.<00>
/<00>
0<00>
1<00>
2<00>
3<00>
4<00>
5.symtab.strtab
!O
0
 b
P
u
p
 <00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
`
<00>@<00>fT^J<00>
@<00>
<00>@<00>i^L<00>
<00>&
<00>
<00>)m
<00>@<10><00>^O
^-<00>
@<00><>\
^Q
<00>-x
@D<>P
^S/
^.<00>
*@<00><>^U;
0
AH

F
0IL0

OyL8
a
<00>Lp
\@<00><><00>^Zn
!M<00>
i@T<><00>^\
R<00>_P	<00>W'
4<>w
/18             0           0     0     644     7904      `
ELF



^
<00>4(|<7C><>? <00>$|<7C><>?@
<00>@ %|<7C><>? @&|<7C><>?
@ <10>'<00><><EFBFBD>? <00>
<00>
"<00><><EFBFBD>?@#<00><><EFBFBD>?@  <00><><EFBFBD>?@  <00><><EFBFBD>?@  !<00><><EFBFBD>?	 @<00>
<00>

 <00><><EFBFBD>? 
<00><00>
<00><><EFBFBD>? 
<00><00><00><><EFBFBD>? 
<00><00><00><><EFBFBD>? 
<00><00><00><><EFBFBD>? 
<00><00>
<00><><EFBFBD>? 
<00><00> <00><><EFBFBD>? 
<00><00>@<00><><EFBFBD>? 
<00><00><00><0B><0C>
<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
<0A><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><11><><EFBFBD><EFBFBD>	
x
<01><0C>
<00><02>)
/
<05><07>	
<02>XC<05>Wintw<02><05>n.L8	^
reg<0E>mux<0E><08><0E>ie<0E>!<0E>e <0E>(!<0E><08>"<0E>/	#<0E> $<0E>$^%<0E>(<08>&<0E>,<08>'<0E>0<08>(	m4k	)<03>^
	j


to
q3
	<09><00>

t'<05>
q<<15>

Jt_
<0A>
<0A>

<0A>
U
<0A>
{

\
#
<0A>
<0A>	
	

<0A>
<0A>
O

N	
<0A>

~
n
(

<0A>
<0A>
\
<0A>
<0A>
B
<0A>
<0A>
<0A>
4
<0A>
i
 
<0A>!
y	"
,#

$
<0A>%
<0A>&
9'
<0A>(
0+
<0A>
,
}-
e.
<0A>/
I0
<0A>1
5	2
<0A>3
<0A>4
l5
<0A>6
<0A>
7
<0A>8
~9
.:
<0A>;
<0A><
<0A>
=
;>
<0A>?
E
@
A
EB
NC
b
D
<0A>E<0E>


<0E>

9

%:;9I$>$>&I
:;9

:;9I8
:;9I8	

I

!I/4:;9I?<
>I:;9

(4G:;9


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/include/hal/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socrtc_io_periph.c
_default_types.h_stdint.hrtc_io_periph.hinterrupts.hETS_TG1_LACT_EDGE_INTR_SOURCEholdETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEpulldownETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEint8_tETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCEETS_UART2_INTR_SOURCE__uint32_tETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_EFUSE_INTR_SOURCE/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/esp32/rtc_io_periph.cETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCErtc_io_descETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCEfunclong long intslpieETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCElong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCErtc_io_num_mapETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_RMT_INTR_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charpullupslpselsigned charETS_TG1_T0_EDGE_INTR_SOURCElong long unsigned intuint32_tunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned int__int8_tETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEcharETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dcelong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEdrv_sETS_WIFI_MAC_NMI_SOURCEdrv_vrtc_num/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/buildETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEhold_forceETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEslpoeETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCErtc_io_desc_tETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
((
<00><>
	
<00>(rtc_io_periph.crtc_io_descrtc_io_num_map






,
3
:
A
H
M
[
b
i
w
~
<00>
<00>
<00>
<00>
<00>
<00>






*

7

D

Q

_

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>


	



!
'
-
3
9
?
E
K
Q
W
]
c
i
o
u
{
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>





#
)
/
5
;
A
G
M
S
Y
i
w



.symtab.strtab.shstrtab.text.data.bss.rodata.rtc_io_desc.dram1.0.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
4<00>@
$(N
L|
I@<00>Z
<00><00>
m
<00>
h@<00>	|
<00>
<00>
0<00>
<00>	

<00>
0F0

<00>v8
<00>
<00>
<00>@<00>
<00>
	<00>,
<00>
sdm_hal.c.obj/  0           0     0     644     6496      `
ELF



^
<00>4(6A<00><03>H<EFBFBD>F<08><1D>6A<00>b<EFBFBD><02>(<08><1D><00><><EFBFBD><EFBFBD>
|
  &
*$<00>

<06>

<08>w
<07><05>
<03><02>T<07>R
)
int
<04>
<03>
.H	<09><06>~e
~~<0E><08>	val~
<EFBFBD>	
~
"
~
)
<08>	val~

 	X
!~
n
"~
s
.
	val$~
X
'	<09>
<06>(~G
)~&<0E>
x
	val+~
<EFBFBD>
,
cg)
 <0C>%s
$
,<07>
(<0E>p
-<03>
SDM/
`
C<04>
	`
dev7<03>I	<09>
	ill<13><14>

<01><>hal
(<28>
R`<14>



<01><>hal

&<26>
R@


H<EFBFBD>
S<04><17>hw7en@"
$

%U
$>:;9I$>
:;9<0B>


:;9I
8
:;9

I	
:;9I
5I
:;9

:;9I8

:;9I8

I
!I/4:;9I?<I
:;9
&I.
?:;9'
@<18>B
:;9I:;9I.
:;9' 
:;9I$%_


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/register/soc/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/include/hal/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/esp32/include/halsdm_hal.c
_default_types.h_stdint.hgpio_sd_struct.hsdm_hal.hsdm_ll.h


	

	
	

	
	
	
	


	
	



	

	
	

	


	
		

	
	

	
	

channelsdm_soc_handle_treserved16/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/sdm_hal.csdm_hal_init_config_tdatesdm_hal_context_tlong unsigned intshort unsigned intdutyunsigned charmiscsdm_ll_enable_clock__uint32_tsdm_hal_deinitversionunsigned intgroup_idclk_enlong long unsigned intconfigreserved28long long intcharprescalespi_swapshort int/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/builduint32_tlong intlong doublesigned charsdm_hal_initgpio_sd_dev_treserved0_BoolGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dceGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0

(


"(

"
<00><>

sdm_hal.cSDMsdm_hal_initsdm_hal_deinit




;;

;!;(;,,
0
4;9;
	






!
(

/

6

=

D

I

W

^

e

s

z



<00>

<00>

<00>

<00>

<00>

8


H


<00>


<00>


<00>


<00>


<00>


<00>




3

8

a

v

<00>

<00>

<00>
<00>;<00>

<00>
<00>;<00>

<00>

%



;
;



n
<00>
y:<00>:<00>:<00>:<00>:<00>:
<00>:<00>:<00>:<00>:<00>:<00>:<00>::	::	:	 :	$:




$
0
<
H
T
`
l
.symtab.strtab.shstrtab.rela.literal.sdm_hal_init.text.data.bss.rela.text.sdm_hal_init.rela.text.sdm_hal_deinit.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 
4@<00>
6
8
<
8
B8
L
8G@<00>$d
L_@<00>~
\@y@<00><00>
<00>
<00>*
<00>@T(<00>
<00>e

<00>
+(
<00>@|<<00>
S
<00>@<00>0<00>
k)
<00>@<00><00><00>
0<00>}

<00>
00

<00>A8


y

@<00>

<00>x

@<00>x
<00>`
	\+
h

/39             0           0     0     644     3216      `
ELF



^
H	4(SDM0defghijk	

X
<00>
L


<05>9
0
<07><07>intUo<04>
+
o<05>|\$	<09><06><11><06><07>v{<00>	a
<EFBFBD><03><04><08><00>	a<04>!$<24><0C>



%$>$>&I
:;9

:;9I8I

I
	!I/
:;9I4:;9I?<4G:;9<00><00>


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/esp32/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/include/halsdm_periph.c
sdm_periph.hlong long intsoc_sdm_signals/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_gpio/esp32/sdm_periph.cunsigned intsig_id_matrixlong unsigned intlong long unsigned intsoc_sdm_signal_desc_t/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/buildunsigned charcharlong intshort unsigned intsigned charGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dcelong doubleshort intmodule_namechannelsGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
(
<00><>
	

$sdm_periph.csoc_sdm_signals






 
'
.
5
<
C
J
Q
d
k
r
<00>
<00>
<00>
<00>
<00>




.symtab.strtab.shstrtab.text.data.bss.rodata.str1.4.rela.rodata.soc_sdm_signals.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
24
@
<$;@T]
`


X@`
i
m
<00>
|

w@h
<00>
<00>
<00>
0<00><00>

<00>
0<00>0

<00><00>8
<00>
(
<00>@t
4
	4
<00><00>