Reflow-plate/build/esp-idf/esp_hal_i2c/libesp_hal_i2c.a

!<arch>
/               0           0     0     0       366       `

<00>t<00>t<00><>i2c_hal_slave_init_i2c_hal_set_bus_timingi2c_hal_master_fsm_rsti2c_hal_master_init_i2c_hal_init_i2c_hal_deiniti2c_hal_master_set_scl_timeout_vali2c_hal_get_timing_configi2c_hal_set_timing_configi2c_hal_master_trans_starti2c_hal_master_handle_tx_eventi2c_hal_master_handle_rx_eventi2c_periph_signal//                                              38        `
i2c_hal_iram.c.obj/
i2c_periph.c.obj/
i2c_hal.c.obj/  0           0     0     644     40228     `
ELF



^
<<3C>4(98<00><><EFBFBD>P <00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><>C<00><><EFBFBD>bus_cfg->scl_low > 0/IDF/components/esp_hal_i2c/esp32/include/hal/i2c_ll.hscl_high > 136A<00>
<01><08><00><00><>r<EFBFBD><00><00><0B><> <00><02><>Ԁ<EFBFBD>A <20><11><> <20> <00><02>ڇ:
	<09>	<09><00><00><>{<7B><00><00><00> <00>"7i0<69> <00>"<14><>$<24>9<08><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>F<00> <00>"<14> <00>"<14><>$k<><6B><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <00> ԡ<00><><10><> <20> <00><><EFBFBD><04> <00>°<EFBFBD><C2B0><EFBFBD><EFBFBD><00><><10><> <20> <00>²<05> <00>Ұ<EFBFBD><D2B0><EFBFBD><EFBFBD><10><> <20> <00>Ҳ<06> <00>"<11><><EFBFBD><EFBFBD><EFBFBD><10><> <20> <00>b<11><06> <00>"<13><><EFBFBD><EFBFBD><EFBFBD><10><> <20> <00>b<13><07> <00>"<10><><EFBFBD><EFBFBD><EFBFBD><10><> <20> <00>b<10><07> <00>"<12><>Ԡ<EFBFBD><10><> <20> <00>b<12> <00>2<EFBFBD><08><><EFBFBD><EFBFBD><EFBFBD>
<01><> <20> <00>2<1D>6A<00><02> <00>l<><6C><EFBFBD><10> <00><19><02> <00><1A><> <20> <00><18> <00>*<2A><> <20> <00><18><02> <00><18><><EFBFBD><EFBFBD><EFBFBD><10> <00><18> <00><18><><EFBFBD><7F><10> <00><18><02> <00>h<EFBFBD><00><> <20> <00>h<EFBFBD> <00>h<EFBFBD><00><><10> <00>h<EFBFBD><02> <00>h<EFBFBD><00><> <20> <00>h<EFBFBD> <00>h<EFBFBD><00><><10> <00>h<1D>6<EFBFBD>,<10> <20><00>0U<30>P<EFBFBD><50><EFBFBD>Q
<01>QPRARQ<04><>A<EFBFBD>Q<05>Q<06>Q<07><><EFBFBD><EFBFBD><EFBFBD><11>Q<08>
<01><02><00><1D>6A<1D>6A<00><02> <00>
<EFBFBD><EFBFBD> <20> <00><19><02> <00><1A><> <20> <00><18> <00>*<2A><> <20> <00><18><02> <00><18><><EFBFBD><EFBFBD><EFBFBD><10> <00><18> <00><18><><EFBFBD><7F><10> <00><18><02> <00>h<EFBFBD><00><> <20> <00>h<EFBFBD> <00>h<EFBFBD><00><><10> <00>h<EFBFBD><02> <00>h<EFBFBD><00><> <20> <00>h<EFBFBD> <00>h<EFBFBD><00><><10> <00>h<1D>6A<00><02><><EFBFBD>S<EFBFBD><00><00><00><1D>6A<08><1D>6A<00><00>D<EFBFBD>@B<>@3<><33><02> <00>9@30<A<><41><EFBFBD><EFBFBD><EFBFBD>
0<> <20> <00>9<1D>6A<00><08>#<23> <00>退ԉ<03> <00>	<09><>ԉ<13><02> <00>)<11><><EFBFBD><EFBFBD>3<EFBFBD> <00>)<10><><EFBFBD><EFBFBD>C<EFBFBD><02> <00>)<13><><EFBFBD><EFBFBD>S<EFBFBD> <00>)<12><>ԉc<D489><02> <00>ɀ<EFBFBD><C980><EFBFBD><EFBFBD><EFBFBD> <00>ـ<EFBFBD><D980><EFBFBD>s<EFBFBD><02> <00>8@<40><11><>A<EFBFBD><41><1D>6A<00><02><03><13> <00>	<09><>ԡ<00><><10><> <20> <00>	<09> <00>鰰Ԡ<E9B0B0><10><> <20> <00><><EFBFBD><02>3<EFBFBD>C<EFBFBD> <00>+<11>Д<EFBFBD><D094><00><>Ј <20> <00>k<11> <00>+<10><><EFBFBD><EFBFBD><EFBFBD><10><> <20> <00>k<10><02>S<EFBFBD>c<EFBFBD> <00>+<13>Д<EFBFBD><D094>Ј <20> <00>k<13> <00>+<12><>Ԡ<EFBFBD><10><> <20> <00>k<12><02>sȃ<73> <00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><10><> <20> <00><><EFBFBD> <00>ڰ<EFBFBD><DAB0><EFBFBD><EFBFBD><10><> <20> <00>ڨ<02><><EFBFBD> <00>:@<40><11><>A<EFBFBD><41><EFBFBD><EFBFBD><EFBFBD>
<01><> <20> <00>:<1D>6A<00><02> <00>,
<EFBFBD><EFBFBD> <20> <00><1D>i2c_ll_master_set_bus_timing<00><><EFBFBD><EFBFBD>
|
O
 <00> C@ <00>  	 , t <00>  
T<0C>H<07>	int<07>
"<04>
<06>
K
<03>b
<08>	^<03>:K	<04><03><19><04>V<04>"pn.<14>%6
<0E>3
M9
<03>.	
	O/<0E>	?
0<0E>	v1<0E>$2<03>
9.	<09>
	/<0E>	<09>0<0E>	<09>1<0E>	2<0E>	<09>
3<0E>	<09>	4<0E>
	<09>5<0E>	<09>
6<0E>	w7<0E>q8'

%G<0E>
<06>
!
#2K<03>

%m<0E>
<06><06>	
{p<03>
<04>v"<22>
<08>
	N<0E>
<16>W<16>i$val<12>
	<0E><16>
i<16>
<0E><16>
<16>
%<16>
C
<16>
~<16>
"	 <16>
\!<16>
i
"<16>.ival$<12>
'	(<0E>(<16>

)<16>
<0E>*<16>
<0E>+<16>
<0E>,<16>

-<16>
S.<16>
_
/<16>
y0<16>W1<16>m2<16>3<16>04<16>
'5<16>
<0E>6<16>
&C.val8<12>
;	mw<<16><0E>=<16>:<05>Cval?<12>
B	<09>EC<16>bD<16>
OE<16>
A<05><10>valG<12>
J	7<0E>K<16>L<16>5M<16><0E>
N<16><0E>O<16>IR<10>valQ<12>
T	<09><0E>U<16>;V<16><0E>W<16>
t	X<16>

Y<16>
<0E>	Z<16>
<0E>[<16><0E>\<16><0E>]<16>SRval_<12>
b	1yc<16>Kd<16>aLvalf<12>
i	6g	j<16>
ck<16>
<0E>l<16>
<0E>m<16>
<0E>n<16>
 o<16>
<0E>p<16>
2q<16>
<0E>r<16>
C
s<16>
C	t<16>
<0E>
u<16>
<0E>v<16>
Lw<16>hQLvaly<12>
|	;g	}<16>
c~<16>
<0E><16>
<0E><08><16>
<0E><08><16>
 <08><16>
<0E><08><16>
2<08><16>
<0E><08><16>
C
<08><16>
C	<08><16>
<0E>
<08><16>
<0E><08><16>
L<08><16>{VQval<08><12>
<08>	@	g	<08><16>
c<08><16>
<0E><08><16>
<0E><08><16>
<0E><08><16>
 <08><16>
<0E><08><16>
2<08><16>
<0E><08><16>
C
<08><16>
C	<08><16>
<0E>
<08><16>
<0E><08><16>
L<08><16><08>[	Vval<08><12>
<08>	E
g	<08><16>
c<08><16>
<0E><08><16>
<0E><08><16>
<0E><08><16>
 <08><16>
<0E><08><16>
2<08><16>
<0E><08><16>
C
<08><16>
C	<08><16>
<0E>
<08><16>
<0E><08><16>
L<08><16><08>`
[	val<08><12>
<08>	<09>
w<08><16>
A<08><16><08><05>
`
val<08><12>
<08>	<09>
w<08><16>
A<08><16><08><05>
<10>
val<08><12>
<08>	<0E>
<08><16>W<08><16><08>/<10>
val<08><12>
<08>	Yw<08><16>
A<08><16><08>t/val<08><12>
<08>	<09>w<08><16>
A<08><16><08><05>tval<08><12>
<08>	<09>w<08><16>W<08><16><08><05><10>val<08><12>
<08>	(w<08><16>
A<08><16><08>C<10>val<08><12>
<08>	|<0E><08><16>en<08><16>
U
<08><16><08><05>Cval<08><12>
<08>	<09><0E><08><16>en<08><16>
U
<08><16><08><05><10>val<08><12>
<08>	e
<0E>
<08><16><0E>
<08><16>
<0E><08><16>
<0E><08><16>
<0E>
<08><16>W<08><16>
<0E><08><16>
<08><05>
<10>val
<12>/	<00>
7	s
Nctr%	W9(	<09>@m	
H<07>	R7	J`<07>	<09>g1	<09>	z6 	<09><08>;$	<09><08>@	(	<09><08>E
,	<09>
<08><07>
0	<09>	<08><07>
4	<09>
<08>8	<09><08><0E><	<08>Y@	<09><08><07>D	<09><08><07>H	<09><08>(L	<09><08>|P	C<08><07>T-

<X	
<0E><00><16>	
<0E><00>|
<0E><00><16>
<0E><00><16>
<0E><00>-
<0E><00>Y
<0E><00>m	
<0E><00>y

<0E><00><16>
<0E><00>5
<0E><00><16>	

<0E><00><16>	
<0E><00><16>
<0E><00><16>
<0E><00>9
<0E><00>
<0E><00><16>
<0E><00><16>
<0E><00><16>
<0E><00>
<0E><00><16>
<0E><00>O

<0E><00>A
<0E><00><16>
<0E><00>	
<0E><00><17>	
L
<18>
e
L%<19>\%9	
7<1B>
\<1B>
\	 	<09>dev	!<10>\|	"<03>	'	<09>	T	(
<0A>	<09>
	)
<0A>
	%	*
$	+<03>8	0	<09>	<09>	1	3	<09>	2	3	<09>	3	3	8	4	3	<09>	5	3	<09>	6	3	8	7	3	<09>		8	3	<09>
	9	3 	<09>	:	3$	<09>	;<19>(<04>	<<03><1C>
M<11>3<1E>
b
<01><>hal
b4<62>
R u
e!<21><04><1E>
U<00>
<01>qhal
U3<55>
R"<22>
UQq
S#J		)
W}!X!d,*!qC?!~db#<23>88-
X<05>!<21>zx!<21><00><00>!<21><00><00>#Wkk*
Y<05>!e<00><00>!q<00><00>!~<00><00>#"<00><00>&
Z@!0

!<)
'
!I@
<
 <20><00><00>
[!<21>a
_
!<21>x
t
<04><1E>
Jt
<01><>hal
J3<4A>
R"<22>
JQq
S#<23>
L<05>!<21><00>
<00>
!<21><00>
<00>
!<21><00>
<00>
!<21><00>
<00>
#@
M8!N<00>
<00>
!Z!g#77
Ny!42!%IG!2`^#<23>OO
O<05>!<21>wu!<21><00><00>!<21><00><00> <20>ee

P!<21><00><00>!<21><00><00><1E>
B,
<01><>hal
B<<3C>
R$6
BJ<42><00><00>$<24>
B_<42>!%e
D<0E>LH#<23>

D<18>!<21>zv!<21><00><00>&<00><00> <20>
E!<21><00><00>!<21><00><00><1E>

<	
<01><>hal
<)<29>
R<1E>
4
<01>hal
4'<27>
R"<22>

403
S	

'<00>
<01>-hal
'-<2D>
R#y
)m!<21>!<21>%##Q
*<05>!_;9!kPN#<23>66 
.<05>!<21>fd!{y!{y#XX 
0	!<00><00> <20>zz 
1!<21><00><00><1E>
"
<01>Rhal
"0<>
R<1E>

C
<01>2hal
1<>
R"b
:3
S"<22>
W
T$b
d3<00><00>'
<1A>
<02>@#<23>
'
!<21><00><00>!<21>!<21>&$&<26>?;(!)
Z<02>@)
[
0)
\
B*A)
[<02>@
<00>
<01>Jhal
,<2C>
R#y
<05>!<21>wu!<21><00><00>#Q
<05>!_<00><00>!k<00><00>#<23>66 
<05>!<21><00><00>!<00><00>!<00><00>#XX 
&!<00><00> <20>zz 
!<21>
+?<02><03>,hw<02>9<>-<2D><02>A3-<2D><02>R3-<2D><02>b3+1<02><03>,hw<02>9<>-<2D><02>B<>-<2D><02>T<>-<2D><02>e<>3.R`<18>-!`H<>-6`]<5D>/ab<0E>+A<02>),hw<02>-<2D>+<2B><02>Q,hw<02>9<>-6<02>B 
+<02>y,hw<02>=<3D>-)
<02>F 
+<2B><02><03>,hw<02>/<2F>-<2D>
<02>B<>
+<02><03>,hw<02>><3E>,en<02>G 
+[
<02><03>,hw<02>?<3F>-<2D>
<02>G3+<2B>u,hwu5<>+<2B>!@,hw!6<>-<2D>!?<3F>-X!P<>+<2B>u,hw7<>-<2D>@<40>-XQ<>+T	<03>,hw2<>+k<02>
<03>,hw<02>
/<2F>-<2D><02>
8<>+<02>
<03>,hw<02>
5<>-<2D>	<02>
><3E>-<2D>
<02>
O<>+<2B>
<02>
",hw<02>
4<>-K<02>
I<>
-<2D>
<02>
c<>
+)
<02>
W,hw<02>
5<>-<2D>	<02>
=3-<2D>
<02>
M3+|{
<03>,hw{
=<3D>-<2D>{
E3-8{
U3+<2B>	l
<03>,hwl
><3E>-
l
F3-<2D>l
W3+<2B>
-
<03>,hw-
/<2F>-w-
730<>	<02>1hw<02>1<EFBFBD>0E<02>1hw<02>1<EFBFBD>0<><02>X1hw<02>J<EFBFBD>2<02>W<EFBFBD>2T<02>h<EFBFBD>2<>
<02>y<EFBFBD>0<>
<02><03>1hw<02>G<EFBFBD>2<02>U<EFBFBD>2T<02>g<EFBFBD>2<>
<02>y<EFBFBD><04><04>0<>
<02><03>1hw<02>D<EFBFBD>2,<02>R<EFBFBD>2<><02>c<EFBFBD>0W<02>1hw<02>D<EFBFBD>2,<02>P<EFBFBD>2<><02>_<EFBFBD>3<>oO

<01><>hwo<<3C>
R"<22>	oV<6F>
S4B<00>%<25>y<0E>0 (<00><00>)
Z)
[r)
\)
]*R<00>)
Z)
[{)
\)
]P<04>
<00>%<0B>0<>[2<>
[7<>2<>[L<>2[l<>5{
]<0E>6<><00>


%U
$>$>:;9I
>I:;9
(:;9I
:;9
	
:;9I8

>I:;9
&II

:;9<0B>


:;9I
8
:;9

I
:;9I
:;9I
8
:;9I
:;9

:;9I8
:;9I8
:;9I85I

I
!I/4:;9I?<.
?:;9'<19>
<
I.
?:;9'
@<18>B
:;9I 
1R
<01>B
XYW!1<17>B":;9I#
1R
<01>B
XYW
$:;9I<17>B%4:;9I<17>B&41<17>B'4:;9I(<28><>


1
)<29><>
<18>B*<2A><>


1+.
:;9' 
,:;9I-:;9I..
:;9'I 
/4:;9I0.
:;9' 
1:;9I2:;9I3.
:;9'
@<18>B
44I454:;9I6.?<n:;
Y	2
Y	'
[	
\s	s8e
[8A
]APs8Y
\k<00>
[kt
]t<00>sk<00>
\<00><00>
Z<00><00>
[<00><00>
\<5C><00>s <00><00>
Z<00><00>
Y<><00>s$
Y
Ss<04>s<08>5
Y5s<0C>5s<10>7M
Y7Ms<14>7Ms<18>Oc
YOcs<1C>Ocs <20>ej
Xjrrers$<24>
S,
<00><03>,<2C>%<25><00>	
T	,
<00><03>,<2C>%<25><00>
S,
t<00><03>,<2C>%<25><1E>
	
T	
<00><03>,<2C>%<25><00>

S
T*
Y
S*
t<00><03>,<2C>%<25><1E>
Y0<>4
X41<>6V
X6V0<>Xx
Xz<00>
X
UC
<00><03>,<2C>%<25><00>

U7
<00><03>,<2C>%<25><00>
7
S
7<00>@<40>u1%<25>7<00><03>,<2C>%<25><00>%s<00>%<1B>1%<25>
Y1<>4
X41<>6V
X6V0<>Xx
Xz<00>
X5Q
XRj
Xjmx<08>m<00>
X<><00>s<04><00>
X<><00>x<07><><00>
XlO
<00>C<00>	,t<00>O
<00>C<00>	,t<00>H<00>


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/esp32/include/hal/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/hal/include/hal/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/include/hal/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/register/soc/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/includei2c_hal.c
i2c_ll.h_default_types.h_stdint.hclk_tree_defs.hhal_utils.hi2c_types.hi2c_struct.hi2c_hal.hassert.h	<built-in>
<03>
	
	

	
	

	
2	
	
	
	
	

		
	

	
	
	
	
	
	
		


	
	
	
	

	

	
+	
2		
	
	
	
		
	
	
	
 	
	
	
 	
	

	
"	
	
	
(	
	

	
&	
	
	
&	
	

	
%	
	

	
	


	
	



	

	
<03>	
	
	
	

<03>z	
<03>	
	
	

	
	
	

<03>z	
	
<03>	
	
	

	
	
	

<03>|	
<03>
	
	
	

	
	
	

<03>~	
<03>
	
	
	

	
	
	


<03>~	
	



	

	
	

	

=	
	
&	

	
	

	
	

	
$	
	

	
	

	
	

	
	

	
	
		

<03>	


	

	


"
	

	


	
	


'
	

	
<03>	
	
	
	

<03>z	
<03>	
	
	

	
	
	

<03>z	

	
	
<03>	
	
	

	
	
	

<03>|	
<03>
	
	
	

	
	
	

<03>~	
<03>
	
	
	

	
	
	


<03>~	
	


4
	

	
	
	
	
	
	

	
	
	
	


	
	


<
	

	

	
	


	
	


<03>
	

	
<03>	
	
	
	

	
!	
	

<03>y	
<03>
	
	
	
	
	


<03>~	
	


<03>
	

	
<03>	
	
	

	
'	
	

	
%	
	
	

<03>y	
<03>	
	
'	
		

	
$	
		
	

<03>|	
<03>	
	
%	
		

	
#	
		
	

<03>|	
<03>	
	
	
	

	
!	
	
	

<03>}	
<03>	
	
	
	
	
	

<03>|	

	


	
	


<03>
	

	
<03>	
	

	
	
	

	
 	
	
	

<03>y	
<03>	
	
	
		

	
	
		
	

<03>}	
<03>	
	
	
		

	
	
		
	

<03>}	
<03>	
	
	
	

	
	
	
	

<03>}	
<03>
	
	
	
	
	

<03>~	

	


	
	


<03>
	

	

	
<03>	
	
	
	


<03>|	
	

i2c_ll_enable_controller_clocki2c_hal_slave_inittrans_completei2c_ll_updateintegeri2c_ll_master_set_fractional_divideri2c_hal_context_tack_expunsigned intstop_setupsclk_clock_hzwait_high_periodi2c_ll_master_set_bus_timingrx_fifo_full_thrhdrx_fifo_ovfi2c_hal_master_initrx_fifo_rstenable_odI2C_CLK_SRC_APBtrans_startreserved_f0i2c_ll_master_rx_full_ack_levelhalf_cyclerx_modeack_leveli2c_ll_set_data_modemodeI2C_DATA_MODE_MSB_FIRSTi2c_ll_set_toutclk_activei2c_ll_master_get_fractional_dividerslave_addressedreserved3i2c_hal_sclk_info_trstart_setupi2c_ll_txfifo_rststatus_regsource_frequint32_ttouti2c_ll_master_set_stop_timingi2c_ll_master_restore_clock_configurationsscl_highi2c_hal_master_set_scl_timeout_vali2c_ll_get_start_timinglong long unsigned intarbitration_losti2c_ll_get_scl_clk_timingtx_modebyte_trans__uint16_tscl_force_outtimereserved_a0fifo_datareserved_a4reserved_a8low_periodi2c_ll_master_cal_bus_clkack_valnonfifo_rx_thressetup_timereserved_3cslave_tran_compclk_calscl_wait_highms_modereserved_ac_Booli2c_ll_set_scl_clk_timingreserved_b0reg_valreserved_b4reserved_b8i2c_hal_master_fsm_rstthressrc_clkint_enahigh_periodscl_filter_cfgi2c_hal_set_timing_configint_statusreserved_bccharrx_fifo_end_addrscl_start_holdI2C_DATA_MODE_MAXreserved_c0reserved10reserved13reserved14reserved15tx_fifo_cntdatatx_lsb_firstdatemaster_tran_compuint8_tarb_lostsda_force_outbus_busyreserved_ccint_clrnonfifo_enreserved_d0reserved20i2c_ll_get_stop_timingreserved_d8long long intreserved27tx_fifo_empty_thrhden_10bithold_timescl_freqi2c_ll_get_touti2c_bus_mode_treserved_dcscl_stop_setuptime_outmemseti2c_hal_get_timing_configtx_send_emptyreserved_e0reserved_e4reserved31reserved_e8soc_periph_i2c_clk_src_tclk_divcommandtx_fifo_start_addr/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/build_i2c_hal_inittiming_config__assert_funcreserved_eci2c_hal_timing_config_tdonei2c_hal_master_trans_startslave_rwscl_main_state_lastscl_state_lasttimeout_usreserved_f4I2C_CLK_SRC_DEFAULTclk_cycle_num_per_usnumeratorlong doubleuint16_ti2c_ll_enable_arbitrationscl_stop_holdscl_rstart_setupreserved26clk_cfgi2c_ll_master_fsm_rstbus_freqreserved_fcreserved_98short intrx_lsb_firsti2c_dev_si2c_dev_tack_errlong inti2c_ll_start_transrx_fifo_full
ABI=0







($">"R"pp"<00><00><00>"O
(<00><00>(CC((<00><00>(
""(		(,,(tt(<00><00>((
<00><>

!O
 !"$&')+-/
	
01243A<00>TCls<00><00><00><00><00><00>	<00>,<00>t
<00>
 i2c_hal.c__func__$0i2c_ll_master_set_bus_timing__assert_funci2c_hal_slave_init_i2c_hal_set_bus_timingmemseti2c_hal_master_fsm_rsti2c_hal_master_initI2C0I2C1_i2c_hal_init_i2c_hal_deiniti2c_hal_master_set_scl_timeout_vali2c_hal_get_timing_configi2c_hal_set_timing_configi2c_hal_master_trans_start




'
'
*

-
.@CIm<00><00><00><00>'9>>RLL'X<00>dp]m<00>

*;;]m<00>	 
 

!";;

;!;(;,,
0
	4;	9;	@;DD
H

L;
Q;
X;\\
`
d;i;p;tt
x
|;<00>;<00>;<00><00>
<00>

<00>;
<00>;
<00>;<00><00>
<00>
<00>;<00>;<00>;<00><00>
<00>
<00>;<00>;<00>;<00><00>
<00>
<00>;<00>;<00>;<00><00>
<00>
<00>;<00>;
;





;
;




!
(
/
=
D
K
R
W
e
l
q

<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>




#

1

>

K

X

e

r



<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>



.
>
s
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>

8
H
X
h
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


M
]
<00>
<00>
<00>
<00>
<00>


'
\
l
|
<00>
<00>
<00>
<00>
<00>
<00>

!
V
f
v
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


&
[
k
{
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


+
`
p
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
	
	
 	
0	
e	
u	
<00>	
<00>	
<00>	
<00>	
<00>	
<00>	
<00>	
<00>	




%

5

j

z

<00>

<00>

<00>


9
I
~
<00>
<00>
<00>


M
l
<00>
<00>
<00>




%

5

E

U

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>




,
9
F
S
`
m
z
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>



,
:
H
V
d
r
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


(
]
j
w
<00>
<00>
<00>
<00>
<00>
<00>




'
4
A
N
[
h
u
<00>
<00>
<00>
<00>
<00>;<00>
<00>
<00>;<00>
<00>
<00>

	;"
4
9
=;	M
Q
Z
^
g
k
t
x
<00>
<00>
<00>;8<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>;k<00>
<00>
<00>
<00>
<00>
<00>

	

;<00>
!
*
.
7
;
E
J
N;<00>Z
^
g
k
x

<00>;<00>
<00>
<00>
<00>;<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


;

"
&
/
3
=
B
F;7V
Z
c
g
p
t
~
<00>
<00>;O<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>;e<00>
<00>
<00>
<00>
<00>
<00>
<00>;


$
/
3
8
C
G
P
U
Y;i
m
v
z
<00>
<00>
<00>
<00>
<00>;<00>
<00>
<00>
<00>
<00>
<00>
<00>;<00>
<00>

<00>;



!;>
C
G;W
[
d
h
r
w
{;<00>
<00>
<00>
<00>
<00>
<00>
<00>;6<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>;X



;z#
'
.
5
9;S
Z

^;
w
<00>
<00>
<00>
<00>
<00>
<00>

<00>

<00>;
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


"

3
:
	>;	[
	`
	d;	t
x
<00>
<00>
<00>
	<00>
	<00>;	<00>
<00>
<00>
<00>
<00>
	<00>
	<00>;	6<00>
<00>
<00>
<00>
<00>
<00>

		
	
;	X
!
+
	0
	4;	z@
D
K
e
r

<00>
<00>
<00>
<00>
<00>
<00>
<00>



*
D
R
l
z
<00>
<00>
<00>
<00>
<00>

&
3
A
[
h
v
<00>
<00>
<00>
<00>
<00>
<00>


#
=
J
X
r

<00>
<00>
<00>
<00>
<00>
<00>


4
@
L
Y
q
}
<00>
<00>
<00>
<00>
<00>
<00>
<00>


;'
5
?
D
O
S
X
i
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>






,
0
C
G
N
R
d
h
z
~
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>






)

-

@

D

K

O

a

e

x

|

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>





!
4
8
I
M
`
d
w
{
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>



!
%
,
0
L
P
W
[
z
~
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


%
)
;
?
P
T
f
j
{

<00>
<00>
<00>
<00>
<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>





&

*

?

C

N

R

w
	{
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	

	
	0
4
;
?
F
J
S
W
^
b
j
n
u
y
<00>
<00>


;
	;	 

$;
(
,;0
4;8

<;
@
D;H
L;P
T;X
\;`
d;


	
	





 
$
(

,

0
4
8
<
@
D
H
L
P
T
<00>
<00>
	<00>

<00>
<00>
S	

<00>	


<00>

_
<00>

<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:2<00>:2:5:>:@ :R(:R1:X::[B:[K:dT:gZ:g`:ji:mo:px:v<00>:v<00>:<00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00>
:<00>
:<00>:<00>:<00>$:<00>,:<00>5:<00>>:
F:
O:

X:
`:
i:"
r:7
z:7
~:M
<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	<00>:	%<00>:	%
:	4:	4:	4#:	6,:	65:	6>:	FD:	FP:	V[:	Vc:	Xl:	Xu:	X~:	h<00>:	h<00>:	x<00>:	x<00>:	z<00>:	z<00>:	z<00>:	<00><00>:	<00><00>:	<00><00>:	<00><00>:
<00>:
<00>:
:

:
:
:
':
0:
9:
B:
K:
T:
\:
e:
n:
"w:
"<00>:
(<00>:
(<00>:
+<00>:
+<00>:
.<00>:
.<00>:
7<00>:
7<00>:
A<00>:<00>:<00>:<00>:::::(:.:::E:M:V:_:h:%n:%z:4<00>:4<00>:4<00>:4<00>:6<00>:6<00>:6<00>:F<00>:F<00>:V<00>:V<00>:X<00>:X<00>:X<00>:h<00>:h	:x	:x	:z"	:z+	:z4	:<00>:	:<00>E	:<00>I	:<00>^	:
g	:
p	:
x	:
<00>	:
<00>	:
<00>	:
<00>	:
	<00>	:
<00>	:
<00>	:
<00>	:
<00>	:<00>	:<00>	:<00>	:<00>	:<00>	:
:
:#
:+
:4
::
:C
:	L
:R
:^
:i
:q
:z
:<00>
:<00>
:<00>
:*<00>
:*<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:	<00>
:	<00>
:<00>
::
::!:):2:::C:(L:*T:*Z:3f:5q:5y:7<00>:7<00>:7<00>:@<00>:B<00>:B<00>:K<00>:M<00>:M<00>:O<00>:O<00>:O<00>:W<00>:Y<00>:Y<00>:a:c:c:e":e(:e0:j6:pB:rH:rQ:rU:rk:t::<00>:	<00>:	<00>:	<00>:	<00>:<00>:<00>:<00>:'<00>:2<00>:2<00>:8<00>:8<00>:8<00>:A<00>:P
:P
:Y
:e
:e%
:k.
:k4
:k=
:tF
:<00>L
:<00>R
:<00>^
:<00>i
:<00>q
:<00>z
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00>:::!:):2:8:C:G:



 
 (
!0
"


$
0
 <
!H
"T
`
l
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
	<00>
	<00>
	<00>

<00>






 

,

8

D

P

\


h


t


<00>


<00>


<00>


<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>




(
4
@
L
X
.symtab.strtab.shstrtab.rela.literal.i2c_ll_master_set_bus_timing.literal.i2c_hal_slave_init.rela.literal._i2c_hal_set_bus_timing.literal.i2c_hal_master_init.rela.literal._i2c_hal_init.literal.i2c_hal_master_set_scl_timeout_val.literal.i2c_hal_set_timing_config.text.data.bss.rodata.i2c_ll_master_set_bus_timing.str1.4.rela.text.i2c_ll_master_set_bus_timing.rela.text.i2c_hal_slave_init.rela.text._i2c_hal_set_bus_timing.text.i2c_hal_master_fsm_rst.rela.text.i2c_hal_master_init.rela.text._i2c_hal_init.text._i2c_hal_deinit.rela.text.i2c_hal_master_set_scl_timeout_val.text.i2c_hal_get_timing_config.rela.text.i2c_hal_set_timing_config.text.i2c_hal_master_trans_start.rodata.__func__$0.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 
4@<00>UH6
F
Pg
`b@<00>U6<00>
h<00>
x<00>@V6<00>
<00><00>
<00>

<00>


<00>

<00>
!

2<00>^
R

<00>O
M
@V<00>6z

8<00>u
@<00>V06<00>

<00>C<00>
@ W06<00>

<00>

 <00><00>
@PW06<00>

<00><00>
@<00>W<6
<00>	&
<00>,!@<00>W6O
tt
<00><00>o@<00>W6<00>
`<00>
x<00>
<00>
<00>@<00>W<00>6"<00>
<00>
<00>@tZ6$<00>
<00>%X
<00>
)<00>
<00>@tu<00>6'
<00>/p
	@$}
6)"
$0`
@8~
6+5
<00>0L
0@@<00>6-A
0<00>>B

L
0N0

UBN8
g
zN8
b@<04>T62t
<00>Nd
o@X<>d64
QP7'	hT8

<00><>}
/0              0           0     0     644     20464     `
ELF



^
hK4(6a<00><02> <00><>	
<EFBFBD> <00><><EFBFBD> <00>
<01> <00>
Wh<18>F<00> <00>
<01>h(<28>
<00> <00>
<01>h8<>	<00> <00>
7hH<><00> <00>
whX<>
<08><03><1B>J
<0B><><EFBFBD><EFBFBD><EFBFBD>@<40><>A<EFBFBD><41> <20><>t<EFBFBD>Ȩ<02> <00><><EFBFBD><EFBFBD>W<EFBFBD><57><10> <00><><EFBFBD><02> <00><><EFBFBD>fJ<06><02> <00><><1D>6a<00><02> <00><><16>	<09> <00><><EFBFBD> <00>
<01> <00>
Wh<18><03><00> <00>
<01>h(<28><03><00> <00>
<01>h8<><03><00> <00>
7hH<><03><00> <00>
whX<><03><08><03><1B>J<02><><00><><EFBFBD><EFBFBD><EFBFBD>@<40><>A<EFBFBD><41> <20><>t<EFBFBD><74><EFBFBD><02> <00><><EFBFBD><EFBFBD>W<EFBFBD><57><10> <00><><EFBFBD><02> <00><><EFBFBD>fJ<07><02> <00>h	<1D><00><><EFBFBD><EFBFBD>
|
<00>0<00>0<00>
<01>o
<00>
)	
D<	7R<03>T<05><
intHf
.H
<02>
<08>	<09>5	~9~<05><08>	val~	<09>
<06>~
<06>
~
<06>	~
<06>~
t~
<06>~
`~
 ~
X	!~
<06>"~<05>
<08>	val$~'	<09><06>	(~
.)~
6*~
<06>+~
<06>,~
<06>-~
<06>
.~
<06>/~
80~91~O2~73~<06>4~
K5~
e6~
&<05><08>
	val8~;	<09>"
<~<06>=~:<05><08>	val?~B	6<06>C~DD~
E~
AQ<08>	valG~J	<09><06>	K~<06>L~<06>M~<06>N~<06>O~I<05>Q	valQ~T	`|U~<06>V~<06>W~
MX~
}Y~
qZ~
G[~<06>	\~<06>]~S{<08>	val_~b	<09>[c~O	d~a<05>{	valf~i	<09>@j~
_	k~
ql~
~	m~
dn~
<06>
o~
rp~
q~
6r~
<06>s~
/t~
<06>u~
?v~
.w~h<05><08>	valy~|	<09>@}~
_	~~
q~
~	<05>~
d<05>~
<06>
<05>~
r<05>~
<05>~
6<05>~
<06><05>~
/<05>~
<06><05>~
?<05>~
.<05>~{<05><08>	val<05>~<05>	<09>@<05>~
_	<05>~
q<05>~
~	<05>~
d<05>~
<06>
<05>~
r<05>~
<05>~
6<05>~
<06><05>~
/<05>~
<06><05>~
?<05>~
.<05>~<05><05><08>	val<05>~<05>	<09>@<05>~
_	<05>~
q<05>~
~	<05>~
d<05>~
<06>
<05>~
r<05>~
<05>~
6<05>~
<06><05>~
/<05>~
<06><05>~
?<05>~
.<05>~<05><05><08>	val<05>~
<EFBFBD><05>		<06>
<05>~
#<05>~<05>	<08>	val<05>~<05>	H	<06>
<05>~
#<05>~<05>c			val<05>~<05>	<09>	5	<05>~9<05>~<05><05>	c		val<05>~<05>	<09>	<06>
<05>~
#<05>~<05><05>	<08>		val<05>~<05>	
<06>
<05>~
#<05>~<05>2
<08>		val<05>~<05>	\
<06>
<05>~9<05>~<05>w
2
	val<05>~<05>	<09>
<06>
<05>~
#<05>~<05><05>
w
	val<05>~<05>	<09>
<06><05>~en<05>~
<06><05>~<05><08>
	val<05>~<05>	I<06><05>~en<05>~
<06><05>~<05>d	val<05>~<05>	<09><06><05>~"	<05>~
@<05>~
$<05>~
<06><05>~9<05>~
)<05>~
<05><05>dval
~
<00>
<19><0E><07>ctr%<07>
<0E>9<07>t@<07>|H6R<07><0E>``<0E>
g<07>iz<07> <0E><05><07>$<0E><05><07>(<0E><05><07>,<05>	0^<05>H	4<0E><05><07>	8X<05>~<<05><07>	@<0E><05>
Dr<05>\
H'<05><07>
L-
<05><07>
P)<05>IT<10>

<07>X<10>
~<00>}
~<00><10>

~<00>
~<00>
~<00>|
~<00><10>
~<00><10>	
~<00><10>

~<00><10>
~<00>
~<00><10>

~<00><10>
~<00><10>
~<00><10>
~<00><10>
~<00><10>
~<00>
~<00>M
~<00>Y
~<00>p
~<00>
~<00><10>
~<00>Z
~<00>m
~<00><10>
~<00><11>
<0E>

<EFBFBD><12><00>p~<00>p%
<03>p<02>"<16><16>
	<16><16><16>,Um	<02><03> 	Fdev!F<04>."/<19>
<00>
<01><>hal
8<>
R'

O<>
S
!~S
"<05>a%#m:8


]
$	,`R8<00><00>E<02>P<1D><00><00>
'
5<1E><00><00><1D><00><00>
(
i<1E><00><00><1E><00><00> <20><00><00>
*
<1E>

<1E>&
$
L"
<00>
<01><>hal
8<>
R'

O<>
S
~=
9
S
 a^
\
ms
q



_
	\,<00>
<00>
8<00>
<00>
E<02>P<00><00>

<0A>	<1D><00><00>


<0A><1E> <1E>53 <20><00><00>

<1E>JH<1E>_]!S
V"hwV;F!<21>I"hwI;F!<21><02>S"hw<02>7F#'
<02>M<>$<24><02><1C>!<21>
{"hw
4F#
B{~%]<02>&hw<02>6F'<02>C~

%U
$>:;9I$>
:;9<0B>


:;9I
8
:;9

I	
:;9I
5I
:;9I
8
:;9I

:;9

:;9I8
:;9I8
:;9I8
:;9I8

I
!I/:;9I
>I:;9
(
:;9
I.
?:;9'
@<18>B
:;9I:;9I4:;9I<17>B
1R
<01>B
XYW
1<17>B41 
1R
<01>B
XYW!.
:;9' 
":;9I#:;9I$4:;9I%.
:;9' &:;9I':;9I

0<>
<00>
Y

X
<00><>


X#r(4r8DrHTrWcrfjr

j
S<00><00>
Z<00><00>
X<00><00>
Y<00><00>
X<00><00>
Y

0<>
<00>
Y

X
<00><>


X#r(4r8DrHTrXdrhlr

l
S<00><00>
Z<00><00>
X<00><00>
Y<00><00>
X<00><00>
Y$<00><00><00><00>]]


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/esp32/include/hal/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/register/soc/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/include/hali2c_hal_iram.c
i2c_ll.h_default_types.h_stdint.hi2c_struct.hi2c_hal.h

	

	

	
<03>	
	
"	
	

<03>}	
	
		
<03>	
	

	
!	
	

	
	
	
	
	
	
	

	
	
	
	
	
	
	

	
	
	
	
	
	
	

	
	
	
	
	
	
	

	
	
	
	
	
	
	
		
	
	

	<03>x	
	
/	
	

	
<03>	
	
	
	
	


<03>w	
<03>
	
	
	


	
	

<03>~	
	


	
<03>
	
	
	
	


<03>~	
	



	

	

	
<03>
	
	
"	
	

<03>~	
	
	
	
<03>	
	

	
!	
	

	
	
	
	
	
	
	

	
	
	
	
	
	
	

	
	
	
	
	
	
	

	
	
	
	
	
	
	

	
	
	
	
	
	
	
		
	
	

	<03>x	
	
/	
	

	
<03>	
	
	
	
	


<03>w	
<03>
	
	
	


	
	

<03>~	
	


	
<03>
	
	
	
	


<03>~	
	

i2c_hal_master_handle_tx_eventtrans_completei2c_hal_context_tack_expunsigned intI2C_INTR_EVENT_TXFIFO_EMPTYrx_fifo_ovfrx_fifo_rstI2C_INTR_EVENT_TOUTtrans_startreserved_f0i2c_ll_master_get_eventI2C_INTR_EVENT_END_DETslave_addressedstatus_regI2C_INTR_EVENT_ARBIT_LOSTuint32_ttouteventscl_filter_cfglong long unsigned inti2c_ll_master_disable_rx_it/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/i2c_hal_iram.carbitration_lostbyte_transscl_force_outtimereserved_a0fifo_datareserved_a4reserved_a8intr_statusack_valI2C_INTR_EVENT_RXFIFO_FULLnonfifo_rx_thresreserved_3cslave_tran_compms_modereserved_ac_Boolint_stsreserved_b0reserved_b4reserved_b8I2C_INTR_EVENT_ERRthresint_enaint_statusreserved_bccharrx_fifo_end_addrscl_start_holdreserved_c0reserved10reserved13reserved14reserved15tx_fifo_cntdatatx_lsb_firstdatemaster_tran_comparb_lostsda_force_outbus_busyreserved_ccint_clrnonfifo_enreserved_d0reserved20reserved_d8long long intreserved27tx_fifo_empty_thrhden_10bitreserved_dcscl_stop_setuptime_outtx_send_emptyreserved_e0reserved_e4reserved31reserved_e8rx_fifo_full_thrhdcommandtx_fifo_start_addrI2C_INTR_EVENT_TRANS_DONE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/buildmaskreserved_ecdoneslave_rwscl_main_state_lastscl_state_lastreserved_f4long doublescl_stop_holdi2c_ll_get_intr_maskscl_rstart_setupreserved26i2c_ll_master_disable_tx_itreserved_fcreserved_98i2c_hal_master_handle_rx_eventshort intrx_lsb_firsti2c_dev_si2c_dev_tack_errlong intrx_fifo_fullfifo_addr_cfg_ensda_sampleint_rawtx_fifo_rstreserved_9cram_datareserved_c4reserved_c8reserved3reserved4reserved7reserved9scl_low_periodrx_rec_fullbyte_numscl_high_periodsda_holdfifo_stlong unsigned intsda_filter_cfgrx_fifo_cntunsigned char__uint32_ti2c_ll_
ABI=0
(&&("7
8"G
H"W
X"g
h
"u-"<00><00><00>(&&("7
8"G
H"WW"ff"t-"<00><00>
<00>
<00><>


<00>/<00>i2c_hal_iram.ci2c_hal_master_handle_tx_eventi2c_hal_master_handle_rx_event#l4lDlTldl<00><00>
<00>(-8=HMX]hpu<00><00><00><00>#j4jDjTjcj<00><00>
<00>(-8=HMW\fnt<00><00><00><00>;;

;!;(;,,
0
4;9;
	



!

(
/
6
=
D
I
W
^
e
s
z

<00>
<00>
<00>
<00>
<00>
<00>




'

7

G

W

g

w

<00>

<00>

<00>

<00>

<00>

<00>



,
<
L
\
l
|
<00>
<00>
<00>


&
[
k
{
<00>
<00>
<00>
<00>
<00>


 
0
@
P
<00>
<00>
<00>
<00>
<00>
<00>



*
:
J
Z
j
z
<00>
<00>
<00>
<00>
<00>
<00>


/
?
O
_
o

<00>
<00>
<00>
<00>
<00>


$
4
D
T
d
t
<00>
<00>
<00>
<00>
<00>
<00>
	

)
9
I
Y
i
y
<00>
<00>
<00>
<00>
<00>
(	
8	
m	
}	
<00>	
<00>	
<00>	


<

L

<00>

<00>

<00>

<00>


9
n
~
<00>
<00>
<00>
<00>
<00>
<00>
	
#
0
=
J
W
d
q
~
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>







'

5

C

Q

_

m

{

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>



#
1
?
M
[
i
w
<00>
<00>
<00>
<00>
<00>
<00>
<00>






#
M
Y
`
d;}
<00>
<00>

<00>

<00>
<00>
<00>;<00>

<00>

<00>

<00>

<00>
<00>
<00>;
<00>

<00>

<00>






;<00>,

0

:
?
C;<00>S

W

`

d

n
s
w;<00><00>

<00>

<00>

<00>

<00>
<00>
<00>;<00>
<00>
<00>

<00>

<00>
<00>
<00>;








%
*
.;
>

B

K

O

a
f
j;<00>z

~

<00>
<00>
<00>;<00><00>

<00>

<00>

<00>

<00>
<00>
<00>;<00><00>

<00>

<00>

<00>

<00>


9
F
T
n
<00>
<00>




%
)
:
>
E
`
d
k
o
w
{
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>






&

*

=

A

I

M

^

b

s

w

~

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>



 
$
5
9
J
N
_
c


;
;



l
<00>
w:<00>:<00>:<00>:<00>:<00>:<00>:<00>:
<00>:
<00>:
<00>:
<00>:
<00>:
<00>:
<00>:
<00>::
:::":+:#4:(<:(E:-N:0T:0]:4f:8n:8w:=<00>:@<00>:@<00>:D<00>:H<00>:H<00>:M<00>:P<00>:P<00>:T<00>:X<00>:X<00>:]<00>:`<00>:`<00>:d<00>:h:h:l:l:l':n0:<00>;:<00>C:<00>L:<00>T:<00>Z:<00>f:<00>q:<00>y:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00>:::::%:1:
::
C:
N:
V:
\:
e:
m:
v::<00>:<00>:<00>:<00>:<00>:#<00>:(<00>:(<00>:-<00>:0<00>:0<00>:4<00>:8<00>:8<00>:=<00>:@:@:D:H:H&:M/:P5:P>:TG:WO:WX:\a:_g:_p:cy:f:f<00>:j<00>:j<00>:j<00>:l<00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00>:<00>
:<00>:<00>":<00>+:<00>6:<00>>:<00>G:<00>M:<00>X:<00>\:<00>


$
0
<
H
T
`
l
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>




 

,

8

D

P

\

h

t

.symtab.strtab.shstrtab.text.data.bss.rela.text.i2c_hal_master_handle_tx_event.rela.text.i2c_hal_master_handle_rx_event.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
1
4<00>,@,.<00>[
<00><00>V@<00>.<00><00>
<00>
@<00>@<00>/<00><00>
<00>
<00>
<00>@0
<00>
wb
<00>
<00>r
<00>@>H
<00>
K(
<00>@dA<<00>
s
<00>@<00>A0<00>
<00>a
<00>@<00>A<00><00>
0<00> <00>	



0<00>*0



<00>*8


+<00>


@<00>H<00>

<00>,@
	<00>-N
@J(

/20             0           0     0     644     6632      `
ELF



^
<00>4(I2C0I2C11``__2<00>
<01><0C>#

<02>0
g_
<07>
<07>intf<03>$v
<08><05>h:3<07>

~
<07><07><07>J
^<07>
R	F	
<07><07>h
P<07><07><07>
If<07><07>L<07><07><07>t.<07> <07>!0	"h
#<07>$<07>
%<07>&I'<07>($+<07>,=-r.
/<07>0<07>1<07>2)3~4C5m6<07>7<07>8<07>9<07>:-;	<<07>=.
><07>?@<07>A9BqC<07>D<07>E<04>		<09>
<EFBFBD>:
<EFBFBD><13>
<EFBFBD>
<13>
\<13>
w<13>
#<13>irq<13>	<03>
@<05><0C><00>
h
<05>[	  <20><0F>



%$>:;9I$>&I
>I:;9
(I	
:;9


:;9I8
:;9I8

I

!I/4:;9I?<4G:;9


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/include/hal/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/soci2c_periph.c
_default_types.h_stdint.hi2c_periph.hinterrupts.hETS_FROM_CPU_INTR3_SOURCE__uint8_tETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long unsigned intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_PCNT_INTR_SOURCElong long intsigned charETS_RMT_INTR_SOURCEETS_TG1_T0_EDGE_INTR_SOURCEETS_RWBT_INTR_SOURCElong intETS_UART1_INTR_SOURCEETS_WIFI_BB_INTR_SOURCEETS_RWBT_NMI_SOURCEi2c_signal_conn_tETS_TG1_T0_LEVEL_INTR_SOURCEsda_in_sigETS_SDIO_HOST_INTR_SOURCEETS_WIFI_MAC_NMI_SOURCEunsigned int/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/buildscl_in_sigETS_TG0_T0_EDGE_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCElong unsigned intETS_SPI0_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_TIMER2_INTR_SOURCEshort unsigned intiomux_funcETS_SPI3_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEscl_out_sigETS_UHCI1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_I2S0_INTR_SOURCEETS_UART2_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCElong doubleETS_RTC_CORE_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_BT_BB_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCEETS_MAX_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_SPI1_INTR_SOURCEunsigned charETS_RSA_INTR_SOURCEETS_TWAI_INTR_SOURCEETS_RWBLE_NMI_SOURCEshort intETS_MPU_IA_INTR_SOURCEETS_I2S1_INTR_SOURCE/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_i2c/esp32/i2c_periph.cETS_SLC1_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEcharETS_I2C_EXT1_INTR_SOURCEETS_WDT_INTR_SOURCEETS_EFUSE_INTR_SOURCEsda_out_sigETS_TG1_LACT_EDGE_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dceETS_PWM0_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_SPI2_INTR_SOURCEmodule_nameETS_BT_MAC_INTR_SOURCEETS_GPIO_INTR_SOURCEETS_UHCI0_INTR_SOURCEuint8_tETS_TG1_T1_EDGE_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_UART0_INTR_SOURCEETS_SLC0_INTR_SOURCEi2c_periph_signalGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
(
<00><>
	

i2c_periph.ci2c_periph_signal







 
%
3
:
A
H
O
V
]
k
r
w
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>










 

&

,

2

8

>

D

J

P

V

\

b

h

n

t

z

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>







"
(
.
4
J
W
d
q
~
<00>
<00>
<00>
<00>


.symtab.strtab.shstrtab.text.data.bss.rodata.str1.4.rela.rodata.i2c_periph_signal.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
24

@
D;@4_
\<00>
Z@Ltk
B<00>
~

y@<00>
<00>
 
<00>
02m	

<00>
0<00>0

<00><00>8
<00>

<00>@<00>

	 
<00><00>