Reflow-plate/build/esp-idf/esp_hal_lcd/libesp_hal_lcd.a

!<arch>
/               0           0     0     0       28        `

<00>soc_lcd_i2s_signals//                                              18        `
lcd_periph.c.obj/
/0              0           0     0     644     6772      `
ELF



^
|4( <00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>!<00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00><00>
eM<00>intl<07><05>
<04>
6
<08><05>K<07>U
|)<06>	r
<06><06><06>
<06><06>
{		<06>	
7
<06>	_T<06>B<06><06>	r<06>
<06><06>wH<06>y<06><06> 	<06> <06>
!'
"t
# $<06>%_&',(<06>+B
,
-<06>.<06>/
01<06>	2<06>3!4<06>5<06>
6.
778<06>9	:5	;<06><<06>
=<06>>X
?@<06>A<06>B+C
D<06>E)<03>z

6<06>bBQ	"g	<06>	<06>
"N<06>

hJ	<09>AK$AL<0F>:M$d	$<00>
)<03>KN<03><03>	<09><00>
)
<03>P(<28>
<0A>

!

%$>&I$>
>I:;9
(
:;9

:;9I8	

I

!I/:;9I4:;9I?<
4G:;90
*



<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_lcd/esp32/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_lcd/include/hallcd_periph.c
interrupts.hclk_tree_defs.hlcd_periph.hETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEcharETS_I2S0_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCEETS_MAX_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEETS_EFUSE_INTR_SOURCEETS_TG1_T1_EDGE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_GPIO_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TWAI_INTR_SOURCESOC_MOD_CLK_XTAL32KSOC_MOD_CLK_RTC_FASTlong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_TG1_LACT_EDGE_INTR_SOURCESOC_MOD_CLK_RTC_SLOWETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCESOC_MOD_CLK_REF_TICKETS_TIMER1_INTR_SOURCESOC_MOD_CLK_APLLETS_ETH_MAC_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleETS_GPIO_NMI_SOURCEunsigned charETS_TG0_LACT_LEVEL_INTR_SOURCESOC_MOD_CLK_INVALIDsoc_lcd_i2s_signalsETS_UART2_INTR_SOURCEsigned charSOC_MOD_CLK_PLL_D2long long unsigned intunsigned intETS_SPI0_INTR_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_RMT_INTR_SOURCE_BoolSOC_MOD_CLK_CPUETS_TG1_WDT_EDGE_INTR_SOURCEETS_UHCI1_INTR_SOURCE/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_lcd/esp32/lcd_periph.cETS_RWBT_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEwr_sigdata_sigssoc_lcd_i2s_signal_desc_tGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dcelong unsigned intETS_BT_MAC_INTR_SOURCESOC_MOD_CLK_RC_FAST_D256ETS_SPI2_DMA_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCEETS_PWM1_INTR_SOURCEirq_idETS_FROM_CPU_INTR2_SOURCESOC_MOD_CLK_APBETS_WIFI_MAC_NMI_SOURCESOC_MOD_CLK_XTAL/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/Reflow-plate/buildETS_SPI1_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCESOC_MOD_CLK_PLL_F160MSOC_MOD_CLK_RC_FASTETS_RWBLE_NMI_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_PCNT_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
(
<00><>


<00>lcd_periph.csoc_lcd_i2s_signals







	,

3

:

A

H

O

V

]

d

k

r

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>




	











!


'


-


3


9


?


E


K


Q


W


]


c


i


o


u


{


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>










,

2

8

>

D

J

P

V

\

b

h

n

t

}

<00>

<00>

<00>

<00>

<00>




.symtab.strtab.shstrtab.text.data.bss.rodata.soc_lcd_i2s_signals.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
4<00>M


H@<00><00>Y
<00>
l
<00>
g@<00>{
<00>4

<00>
0=


<00>
0A0

<00>q8
<00>
<00>
<00>@<00>
<00><00>	<00>"
<00><00>