Reflow-plate/build/esp-idf/esp_hal_clock/libesp_hal_clock.a

!<arch>
/               0           0     0     0       250       `

<01>
<01>
<01>
<01>
<01>
<01>
<01>
<01>clk_hal_lp_slow_get_freq_hzclk_hal_xtal_get_freq_mhzclk_hal_apll_get_freq_hzclk_hal_soc_root_get_freq_mhzclk_hal_cpu_get_freq_hzclk_hal_apb_get_freq_hzclk_hal_clock_output_setupclk_hal_clock_output_teardown//                                              20        `
clk_tree_hal.c.obj/
/0              0           0     0     644     37476     `
ELF



^
<00><>4(>=<00>I<00><00><>p<><70>?<00><><EFBFBD>?@B<<00>?<3F><>Cp<><70>?<<00>?@B`<60>?<00><>p<><70>?<00><>?<00><>?false??/IDF/components/esp_hal_clock/esp32/clk_tree_hal.c6A<00><00> <00><08><>&&(<1B><08><00><00><>R<EFBFBD><00><00>!!
!<1D>6A<00><00> ( <20><> <20><><EFBFBD><EFBFBD><0B>|ه9 !<21>*"<22><>F<02>
F<1D>6A<00><00>-
M<>
<0A><><03><>m<EFBFBD><00>]
}<0C><><EFBFBD><03><>m<EFBFBD><00>m
}<0C><><EFBFBD><03><>m<EFBFBD><00>}
]|<7C><><03><>m<EFBFBD><00>K<><00><11><><11><> `<60> +ŀ<><C580><EFBFBD>"<22><><00>"<22><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>

<0A><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>-
<1D>6A&"Y<>2<07><>&F&2'<27>
<00><00>-
<EFBFBD><00><00><00><00><><14>*2f*6"<22><><EFBFBD><00><00><00><00>*<2A> "<22><><00><00><1C><><00><00><0C>"<22>@<40><1D>clk_halE (%lu) %s: Invalid cpu config
6A<00><00> <00><08><>f*<02>#<00>:<16>&&JF f:z<><00>-
<EFBFBD><00><00><00><>:&V<00><00><00><00><>&	&*
<0A>
\<02>"<22><>"<22><>F<02><00>"<22><><00><00><00><00><0B>
<EFBFBD><1A><00>FH<>(<28>"<22><>J<><00><00><00>*<2A><><00> <00><08><><EFBFBD><1B><>"<22><1D>6A<00><00> <00><08><>&f8<0B><00><00>!A<><00><00>-
<EFBFBD>!<1D>6A<00><00>-
<1D>6A<00><00> <00><08>3&f#<0C>Ff#<0C><><0C><><0C>JF
@<00><><EFBFBD><EFBFBD><10><>0<EFBFBD>c  4<>Ff  4I<>f#  4Ff#<0C><>	@"<22> <20> <20><00> <00>	<1D>6A<00><00> <00><08>2&f"<0C>Ff"<0C><><0C><><0C>JF
@<00><><EFBFBD><EFBFBD><10><>0<EFBFBD><00> <00>	<1D><00><><EFBFBD><EFBFBD>
|
= 3 <00> p <00> 1 
 } H <00>

<01><0C><00><00>!a

<06><03>F
(<05><07><05>6<03>n<07>r	<03><03>%int<04><03>:G.bn
:|,H<0E><06>	<06>

}<06><06><03>N<03>,T 
<06>:
P	a/
<03>
[<03>,qS
p3
<06>(,<05><0E>


8<06><06>
ooE	=
<06>
<06>
,<05>
<0E>
<06><06>
<06>O<06>$	

<06><06><06><00><08><05>
<03>

_		,<0E>
<06>
<06><06>E<06>	<06><06>0	B
_<06>

 .
L
oCW<06>$]<06>	<06><06><06>
<06>
<06> <06>!,"<06>
#r$<06>%<06>&n
'<06>	(v
+,<06>
-V.+/N0<06>122<06>
364<06>5<06>6<06>7<06>8<06>	9
:;&<8=
><06>?[@<06>AAB<06>
C<06>DxE
<0B>,<0E>w
<06>

<06>
c<03><03>,%h<06>

<06>
<06>
?W^	W<06>tc
<06>
<06>x<06>#6<03>,	J<0E><06>

x<06>M<06><06>)	5
<06>	a
<06>
<06><06>	<06>,	j=<06><06>
&<06><06>
6 <06>	@<00><0C>
w<0C>,	<09>pPv
v8
U
<06>,
<0E><06><06>
<06><06>
<06><06>
p
<0B>	/<0E><0B><1D><0E><0B><16>
<0E><0B><16>
<0E><0B><16>
<0E>
<0B><16>
X<0B><16>
<0E><0B><16><0B>Q$<0B><0B>~<0B><12>
<0B>	a/<03><0B>Qd

<01><13>^	<09><00><14><14><14><14><14>(&<06>a<14><14><17>&
<EFBFBD>E
A
<EFBFBD><00><14>
M<14><14><14><14>d
sH
<01>X<1A>
s8<73>
R<1B>
C
u<1C><1C><19>
n}
<01><>?
n5<6E>
;+<1A>
nR<6E>
S<1B>
x
p<1C><00><00><1C>U
S

`
<EFBFBD><00>
<01>p	<12>

b<0E><1F>

c<0E>l
h
<1F>
d<0E><00>
<00>
<1F>
e<0E><00>
<00>
<1F>
f<0E><00>
<00>
<1F>

h<0E><00>
<00>

i<0E>	<1F>
j<0E>B@ <20>
N
g]	<1C>
WU<1C>
qo<1C>
<00><00><1C>
<00><00>!y<00>"
Zm"
[
3"
\
4"
]
4"
^
0!1y	"
Zm"
[
3"
\
9"
]
7"
^
0!Ey8	"
Zm"
[
3"
\
8"
]
7"
^
0#Yy"
Zm"
[
3"
\
7"
]
5"
^
0$	p	$<24><00>
<1E>

W
<EFBFBD>3
<01><>	<1F>
Y<0E><00><00><1B>

Y%<25><00><00>8
G
<EFBFBD>=
<01>+
&<26>

I
<0A>	%<25>0,#(<00>"
Z"
[R"
\"
]K
B
<EFBFBD>

<01>O
$	O
'<27>
4<11>1
<01><>
&E

<01>
7
<0A>
%W
TN$<00>
$&<00>
8	
 
<EFBFBD><00>
<01><>
"<17><00>}(Pq<1F>
'<12><00><00><1F>
(<12><00><00>&<26>/
h
(4%	
<00><00>#8<00>"
Z<<00>?$-<00>${<00>#<23><00>"
Z
1"
["
\"
^&E

0
" <20>%W
+# %
DD(
%<10>%7
a_#M<00>"
Z<<00>?)
<00><00>

0>$<24><00>T

<EFBFBD>p
<01><>j

:<3A><00>t&e
#

Q%w
RN#,<00>"
Z<<00>?$p	$B<00>#`<00>"
Z"
[
K"
\"
]*<2A><02>7<><03>+<2B><02><0E>,F
I3<03>-?Ib<>
-<2D>I<>*<2A><02>E 
<03>+<2B><02><0E>*<2A><02>7<>
+&<02><0E>.<2E>
<02>7<>*Wi7<>E
+&k<0E>*<2A><@<40>e
+<2B>><0E>*<2A><02>
7<><03>
+&<02>
<0E>/<02>3<03>
0<>
<02>T<EFBFBD>
0<><02>e<EFBFBD>
0<><02>u<EFBFBD>
0<><02><><EFBFBD>
<04>1K
K


%U
$>:;9I$>
>I:;9
(
>I:;9
:;9I	&I
I
>I:;9
(

:;9

:;9I
8
:;9<0B>


:;9I
I84:;9I.
?:;9'I<
I.
?:;9'<
.?:;9'I<.
?:;9'<19>
<
.
?:;9'
@<18>B
:;9I
1R
<01>B
XYW1<17>B:;9I<17>B.
?:;9'I
@<18>B
4:;9I<17>B 
1R
<01>B
XYW
!<21><>


1
"<22><>
<18>B#<23><>


1$<24><>

1%41<17>B&
1R
<01>BUXYW
'.
:;9'I
@<18>B
(
U
)1R
<01>B
XYW*.
:;9'I 
+4:;9I,.
:;9' 
-:;9I..:;9'I /.
:;9' 
0:;9I1.?<n
F0<>
F
RC
RCH
<00><03>%<25>,<2C><00>HN
RNT
<00><03>%<25>,<2C><00>TZ
RZ]
<00><03>%<25>,<2C><00>]_
R_}
<00><03>%<25>,<2C><00>
C
RCH
<00><03>%<25>,<2C><00>HN
RNT
<00><03>%<25>,<2C><00>TZ
RZ]
<00><03>%<25>,<2C><00>]_
R_{
<00><03>%<25>,<2C><00>
{
S

0<><00>
U
30<>3<00>
V
G0<>G<00>
WY0<>Yl
Zgr
Xi{|A$<24>{<00>
\<5C><00>uA$<24><00><00>
ZY<00><>Y<00><>Y<00>Y<00># %
R/1
R
R%x
<01>%'
R*,
R,1x
<01>'
X(=
X
X %
X,/
X
'D3<>Du1<>u<00>3<>/D
Ru<00>
R<><00>
R
u<00>0<>
;D
Zuu
Z<><00>
Z
Z$,
ZDG
Z<><00>
ZPl
Z 
R #
<00><03>%<25>,<2C><00>#8
R8<
<00><03>%<25>,<2C><00><H
RHO
<00><03>%<25>,<2C><00>Ob
Rbe
<00><03>%<25>,<2C><00>eh
Rhl
<00><03>%<25>,<2C><00>ln
Rnp
<00><03>%<25>,<2C><00>/<
Zen
Z\=3<00>p<00>1
}H8;#<en'DD<00><00>'Du<00>/Duu<00><00>,/=3<00>p<00>1
}H0


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_clock/esp32/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hal_clock/esp32/include/hal/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/esp_rom/esp32/include/esp32/rom/home/ricardo/.espressif/v6.1/esp-idf/components/log/include/home/ricardo/.espressif/v6.1/esp-idf/components/esp_hw_support/include/esp_private/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/includeclk_tree_hal.c
clk_tree_ll.h_default_types.h_stdint.hclk_tree_defs.hinterrupts.hclkout_channel.hreset_reasons.hrtc.hesp_log_level.hesp_log_config.hregi2c_ctrl.hdport_access.hassert.h	esp_log.hesp_log_timestamp.h
<03>

	
E<03>	
	
	
	
	
	
	
	
	
	
	

	
			

<03>z	
{	
	
<03>	


<03>z	
	


<03>

	
7<03>	
	
	
	
	
	
	

	
	
5	
	
 
	
	
	
5	
	
	

<03>y	
	

	
	
	
	
	

	
	


<03>

	
'	

	

	

	

	

	
3<03>	
	
	

	

	

	

	

	

	
	

<03>	
	
&	
5	
-	
	

	
#	

	
6	
	
	
	
C	
	

	



	
	



	

	
		
	
	
		
7<03>	
	
	

		

	
	
	
	

	<03>|	
	
+
	

	
	
		
u	
	
<03>	
	
	
	


<03>|	
	


 

	
@<03>	
	
	
	
	
	
	
	
	
	
	

	

	
	
v	
		
	

<03>{	
		
!	
	
	
	
7<03>	
	
	

		

	
		
	<03>	
	

<03>{	
		
7<03>	
	
	
	

	

	
	

	
	
	

3
<03>{	
	
	<03>	
	

<03>{	


	
	
	

	

	
	
	
	
	
	

	
	
	
<03>	
~	
	

	<03>{	
	
	
	
<03>	
	

	<03>{	
	
6
	
7<03>	
	
	
	
	
	
	
	
	
	
F	

<<03>{	

	
	


4
	
@<03>	
	
	
	
	
	
	
	
	
	
	

	
		

<03>{	
	
*
	
	
		
	
	
<03>	
	


<03>|	
	


<03>

	
	


	
	


<03>
	

	
3<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	

	

	
	

	
	
	
		
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	


<03>z	
	


<03>
	

	
3<03>	
	
	
	
	
	
	
	
	
	
	
	
	
	

	

	
	

	
	
	
		
	
	

	
	
	
	
	
	


<03>z	
	

esp_log_level_tETS_EFUSE_INTR_SOURCEEXT_EVENT1_TRIGETS_SPI1_DMA_INTR_SOURCECLKOUT_SIG_XTALETS_SLC1_INTR_SOURCERESET_REASON_CPU1_SWCLKOUT_SIG_I2S0CLKOUT_SIG_I2S1ETS_WIFI_MAC_NMI_SOURCERESET_REASON_SYS_RTC_WDTsoc_cpu_clk_src_tETS_WDT_INTR_SOURCEPOWERON_RESET__assert_funcETS_TG1_T0_EDGE_INTR_SOURCESDIO_IDLE_INTclk_ll_bind_output_channelunsigned intETS_PWM0_INTR_SOURCEdis_timestampclk_hal_xtal_get_freq_mhznumeratorRESET_REASON_CORE_SDIOETS_UART1_INTR_SOURCEclk_ll_cpu_get_dividersoc_rtc_slow_clk_src_tUART1_TRIGclk_ll_apll_get_configETS_I2C_EXT1_INTR_SOURCEclk_hal_apb_get_freq_hzCLKOUT_CHANNEL_MAXREJECT_INTRESET_REASON_CPU1_RTC_WDTETS_BT_BB_NMI_SOURCEesp_log_timestampETS_SDIO_HOST_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_LACT_EDGE_INTR_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCEETS_RMT_INTR_SOURCEclk_siguint32_tNO_INTRESET_REASON_CPU1_MWDT1SOC_MOD_CLK_XTAL32KETS_SPI0_INTR_SOURCEclk_ll_cpu_get_divider_from_apllETS_SPI2_DMA_INTR_SOURCERESET_REASON_CPU1_CPU0clk_hal_ahb_get_freq_hzCLKOUT_SIG_PLL_F80MESP_LOG_MAXlong long unsigned intSOC_MOD_CLK_RTC_FASTDEEPSLEEP_RESETETS_FROM_CPU_INTR0_SOURCESAR_TRIGdis_colorRTCWDT_CPU_RESETETS_FROM_CPU_INTR3_SOURCEETS_SPI2_INTR_SOURCEclk_hal_clock_output_setupESP_LOG_WARNETS_SPI3_DMA_INTR_SOURCETG1WDT_SYS_RESETETS_TG0_T1_EDGE_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_BT_MAC_INTR_SOURCENO_SLEEPTG0WDT_SYS_RESETETS_I2S0_INTR_SOURCEconstrained_envETS_UHCI0_INTR_SOURCEesp_log_config_tETS_TG1_T0_LEVEL_INTR_SOURCEesp_logETS_RWBLE_NMI_SOURCESOC_MOD_CLK_RC_FAST_D256RESET_REASON_CORE_RTC_WDTSW_RESET__uint64_tSDIO_RESETEXT_EVENT0_TRIGESP_LOG_NONEfreqEXT_CPU_RESETSOC_CPU_CLK_SRC_APLLsdm2CLKOUT_SIG_INVALIDTOUCH_TRIGRTC_TIME_VALID_INTSOC_MOD_CLK_RC_FASTcpu_freq_selSOC_XTAL_FREQ_24Mesp_dport_access_reg_readcharclk_hal_clock_output_teardownCLKOUT_SIG_PLLregi2c_ctrl_read_reg_maskCLKOUT_SIG_RC_SLOW/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildETS_TG0_T0_EDGE_INTR_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCESOC_RTC_SLOW_CLK_SRC_INVALIDdataSOC_CPU_CLK_SRC_INVALIDRESET_REASON_CPU0_SWapll_freq_hzuint8_tlog_levelchannel_idSOC_RTC_SLOW_CLK_SRC_RC_SLOWETS_ETH_MAC_INTR_SOURCEETS_RWBT_INTR_SOURCECLKOUT_SIG_REF_TICKclk_hal_cpu_get_freq_hzSOC_RTC_SLOW_CLK_SRC_RC_FAST_D256long long intUART0_TRIGRTCWDT_BROWN_OUT_RESETSOC_CPU_CLK_SRC_XTALETS_FROM_CPU_INTR1_SOURCETGWDT_CPU_RESETETS_PWM1_INTR_SOURCEETS_TIMER2_INTR_SOURCESOC_MOD_CLK_CPUSOC_XTAL_FREQ_26MSOC_RTC_SLOW_CLK_SRC_DEFAULTETS_TG0_WDT_LEVEL_INTR_SOURCEcpu_clk_srcETS_LEDC_INTR_SOURCEESP_LOG_INFOSOC_CPU_CLK_SRC_PLLETS_MPU_IA_INTR_SOURCETIMER_EXPIRERESET_REASON_CHIP_POWER_ONETS_TWAI_INTR_SOURCESOC_MOD_CLK_PLL_D2clk_hal_apll_get_freq_hzETS_UART0_INTR_SOURCEETS_SLC0_INTR_SOURCEclk_ll_cpu_get_freq_mhz_from_pllETS_MAX_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_GPIO_INTR_SOURCEETS_WIFI_BB_INTR_SOURCElong doubleclk_ll_rtc_slow_get_srcRESET_REASON_CPU0_MWDT0ETS_GPIO_NMI_SOURCEclk_hal_lp_slow_get_freq_hzclk_hal_soc_root_get_freq_mhzETS_UART2_INTR_SOURCEclk_ll_xtal_load_freq_mhzETS_CACHE_IA_INTR_SOURCEclock_out_channelxtal_freq_regsdm0sdm1short intdividerlong intETS_WIFI_MAC_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCE__udivdi3RTC_WDT_INTSW_CPU_RESETuint64_tCLKOUT_CHANNEL_1CLKOUT_CHANNEL_2CLKOUT_CHANNEL_3SOC_MOD_CLK_APBSOC_MOD_CLK_APLLxtal_freq_hzETS_SPI1_INTR_SOURCEo_divETS_RSA_INTR_SOURCEdenominator__uint8_tsourceoptsRTCWDT_SYS_RESETSOC_RTC_SLOW_CLK_SRC_XTAL32KETS_TG1_LACT_LEVEL_INTR_SOURCEWAKEUP_INTGPIO_TRIGRTCWDT_RTC_RESETlong unsigned intNO_MEANESP_LOG_VERBOSEclk_ll_cpu_get_srcCLKOUT_SIG_RC_FASTRESET_REASON_CORE_SWRESET_REASON_CORE_DEEP_SLEEPSDIO_TRIGunsigned char__uint32_tETS_MMU_IA_INTR_SOURCEbinary_modeCLK_HAL_TAGSOC_XTAL_FREQ_AUTOS
ABI=0
 $0 


$
0




(((".0"68=(%%%"**"//1"3(<00><00>("
"##;
<N
O`"eek
l"p(""$ "DD]]"c
d"jj"uu<00><00><00>
<00>"<00><00> <00>(   "+
,1(

(
""""))"00"HH"S
T	"]]
"g
h"}(
""""))"00"H
<00><>1!#%')+,.024

5679(=DR3l<00><00><00><00>p<00><00><00><00>


!+
}#F
H%clk_tree_hal.cclk_hal_ahb_get_freq_hzclk_hal_lp_slow_get_freq_hz__assert_funcclk_hal_xtal_get_freq_mhzclk_hal_apll_get_freq_hzregi2c_ctrl_read_reg_mask__udivdi3clk_hal_soc_root_get_freq_mhzesp_dport_access_reg_readclk_hal_cpu_get_freq_hzesp_log_timestampesp_logclk_hal_apb_get_freq_hzclk_hal_clock_output_setupclk_hal_clock_output_teardown



'
(
*
*
*
*
+



(
-
) 
'




)
- 
-$
/(
0,
,
.
.
(+;03;8(08""'"/'1,1%* 1o(*++*??*SS*<00><00>+	O	O 	n#8	nBK	nORWb	nh	n	`				#	<(&&-/	e2	l<<)Z Z'<00>/AuDZl`lgllr<00>{<00><00><00><00><00><00><00><00><00><00>$<00>D$<00>'')22-;<00>><00>G G-P]SdVju$u/<00>(<00>0<00>,<00>,/(/,, .  . 2&2-2EjPjZ_djs "
)0>HHTT]_h!2&2-2>!"
)0;;

;!;(;,,
0
4;9;@;DD
H
L;Q;X;\\
`
	d;	i;	p;tt
x
|;<00>;<00>;<00><00>
<00>
<00>;<00>;<00>;<00><00>
<00>
<00>;<00>;<00>;<00><00>
<00>
<00>;<00>;<00>;<00><00>
<00>
<00>;<00>;




!
(
/
6
;
I
P
W
^
c
q
x
}
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>










!

;

A

G

M

b

h

n

t

z

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>


$
*
0
6
<
B
H
N
T
Z
`
f
l
r
x
~
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>





 
&
,
2
8
>
D
J
P
V
\
b
h
n
t
z
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>




 
&
,
2





"
(
/
6
L
R
X
^
d
j

<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


9
E
b
n
z
<00>
<00>
<00>
<00>


;
,
1
5;A
E
N
R
Y
`
d;o
z
~
<00>
<00>
<00>
<00>;<00>
<00>
<00>
<00>
<00>
<00>
<00>;<00>
<00>
<00>
<00>
<00>





$
/
3
8
C
G
L
W
[
`
k
o
x
}
<00>;<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
	
9	
^	
g	
q	
|	
<00>	;<00>	
<00>	
<00>	
<00>	
<00>	
<00>	;<00>	
<00>	
<00>	
<00>	
<00>	;<00>	
<00>	
<00>	
<00>	






%

,

7

;
;F

P

[

_
;n

s

<00>

<00>

<00>

<00>

<00>

<00>

<00>
;<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>





!
5
>
G
Y

b

k

v
{
<00>
<00>
<00>
<00>
<00>;D<00>
<00>
<00>
<00>
<00>
<00>;<00><00>
<00>
<00>
	<00>;	


 
	%
5
9
>
	R
	[
	d
	q

<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>





&

8

F

X

f

x

<00>

<00>

<00>

<00>

<00>

<00>

<00>





;
?
F
J
Z
^
e
i
y
}
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>









,

0

7

;

U

Y

l

p

x

|

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>




"
)
-
B
F
W
[
b
q
u
|
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>







0
4
;
?
T
X
_
c
j
n
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>

	


+
/
6
:
A
E
L
P
a
e
<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	<00>
	
	
	
	
	'
	+
	2
	6
	R
	V
	]
	a
	

;
; 
$;(
	,;	0
4;8
<;@
D;H
L;P
T;




	
	 
	$
	0
4
8
<
@
D
P
T
X
\
h
l
p
t
x
|
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
	<00>
	<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
%
<00>
<00>
<00>
	<00>
<00>

i
<00>
#

2:=:E:M:S:Y:_:e:k:q:w:~:<00>:<00>:<00>:<00>:<00>:(<00>:0<00>:8<00>:;<00>:<00>:<00>:<00>:<00>:<00>:::::&:.:6:?:H:N:T:`: i: q: w:%}:'<00>:*<00>:,<00>:/<00>:1<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>::
::3:3(:G.:G::YC:YK:YS:[[:^c:al:du:g~:g<00>:i<00>:i<00>:l<00>:o<00>:r<00>:x<00>:{<00>:<00><00>:<00><00>:	<00>:	<00>:	<00>:	<00>:	<00>:	 :	#:	#:	##:	#,:	,5:	/;:	5A:	8M:	<V:	<b:	<l:	Br:	H{:	K<00>:	O<00>:	`<00>:	b<00>:	e<00>:	h<00>:	l<00>:	n<00>:	n<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:::::!:*:0:8:A:$H:'T:'\:'e:'k:'t:-:/<00>:/<00>:/<00>:/<00>:8<00>:;<00>:D<00>:D<00>:D<00>:D<00>:D<00>:D<00>:D<00>:D<00>:G	:M	:P	:]	:d#	:j2	:l8	:lD	:rK	:uU	:u]	:uc	:ui	:us	:u}	:u<00>	:u<00>	:u<00>	:{<00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00><00>	:<00>
:<00>
:<00>
:<00>&
:<00>2
:<00>:
:<00>B
:<00>H
:<00>N
:<00>T
:<00>Z
:<00>`
:<00>f
:<00>l
:<00>u
:<00><00>
:<00><00>
:<00><00>
:<00><00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
::::!:':0:9: ?: J:&P:,[:/_:/v::<00>:<00>:	<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>:<00>::::
$:.:8:B:L:"V:$`:)j:+t:0~:2<00>:@<00>:C<00>:H<00>:K<00>:N<00>:T<00>:W<00>:Z<00>:]<00>:_<00>:b<00>:h<00>:j
:{

:{
:{
:{/
:8
:C
:K
:Q
:W
:]
:c
:i
:o
:u
:{
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:
<00>
:<00>
:<00>
:<00>
:<00>
:"<00>
:$<00>
:)<00>
:+:0:2:>:F :F+:F/:F



 
(
0
8
 @
!


$
0
<
H
T
 `
!l
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>




 

,

8

D

P

\

h

	t

	<00>

	<00>

	<00>

	<00>

	<00>

	<00>

	<00>

	<00>

	<00>

	<00>

	<00>

	
	
	
	(
	4
	@
L
X
d
p
|
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>



$
0
<
H
T
`
l
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


 
,
8
D
P
\
h
t
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


.symtab.strtab.shstrtab.rela.literal.clk_hal_lp_slow_get_freq_hz.literal.clk_hal_xtal_get_freq_mhz.rela.literal.clk_hal_apll_get_freq_hz.rela.literal.clk_hal_soc_root_get_freq_mhz.rela.literal.clk_hal_cpu_get_freq_hz.rela.literal.clk_hal_ahb_get_freq_hz.rela.literal.clk_hal_apb_get_freq_hz.literal.clk_hal_clock_output_setup.literal.clk_hal_clock_output_teardown.text.data.bss.rodata.clk_hal_lp_slow_get_freq_hz.str1.4.rela.text.clk_hal_lp_slow_get_freq_hz.rela.text.clk_hal_xtal_get_freq_mhz.rela.text.clk_hal_apll_get_freq_hz.rela.text.clk_hal_soc_root_get_freq_mhz.rodata.clk_hal_cpu_get_freq_hz.str1.4.rela.text.clk_hal_cpu_get_freq_hz.rela.text.clk_hal_ahb_get_freq_hz.rela.text.clk_hal_apb_get_freq_hz.rela.text.clk_hal_clock_output_setup.rela.text.clk_hal_clock_output_teardown.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 
4 @<00>I0;
E
Tm
Xh@<00>IH;<00>
t$<00>@8JT;<00>
<00>0<00>@<00>J`;<00>
<00><00>@<00>J;


<00>
@K;-

<00>Q

<00>x

<00>
~

<00>
<00>
<00>
<00>

2<00>?
<00>

$
=<00>
@K<00>;<00>

d
3<00>
@<00>KT;
<00>
<00>@L<00>;)
$p$@<00>LD
;M
2<00>(
y
<00><00>t@<00>M<00>
;<00>
<00>1<00>@<00>Ox;<00>
<00>
<00>@DP;!<00>
<00>}<00>@\P<00>;#
DH@4Qx;%1
<00><00>,@<00>Q(;'C
t<00>

>@<00>S`;)O
G*
b
qp
]@4fh;,r
<00>`
m@<00>m<00>;.<00>
A<00>
<00>@<00>n(;0<00>
14
<00>@<00>p<00>;2<00>
0e+<00>

<00>
0P?0

<00><00>?8
<00>
<00>?H
<00>@Hl;7<00>
@
<00>@<00>;9
E@<&	\Hd

Є<00>