Reflow-plate/build/esp-idf/soc/CMakeFiles/__idf_soc.dir/esp32/interrupts.c.obj

ELF



^
p4(WIFI_MACWIFI_NMIWIFI_BBBT_MACBT_BBBT_BB_NMIRWBTRWBLERWBT_NMIRWBLE_NMISLC0SLC1UHCI0UHCI1TG0_T0_LEVELTG0_T1_LEVELTG0_WDT_LEVELTG0_LACT_LEVELTG1_T0_LEVELTG1_T1_LEVELTG1_WDT_LEVELTG1_LACT_LEVELGPIOGPIO_NMIFROM_CPU0FROM_CPU1FROM_CPU2FROM_CPU3SPI0SPI1SPI2SPI3I2S0I2S1UART0UART1UART2SDIO_HOSTETH_MACPWM0PWM1RESERVEDLEDCEFUSETWAIRTC_CORERMTPCNTI2C_EXT0I2C_EXT1RSASPI1_DMASPI2_DMASPI3_DMAWDTTIMER1TIMER2TG0_T0_EDGETG0_T1_EDGETG0_WDT_EDGETG0_LACT_EDGETG1_T0_EDGETG1_T1_EDGETG1_WDT_EDGETG1_LACT_EDGEMMU_IAMPU_IACACHE_IA (0<DLXdlt|<00><00><00><00><00><00><00><00>


$
0
<
H
P
X
`
h
p
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
$04<DP\l|<00><00><00><00><00><00>T
<01><00>
<06>
<08><05><07><05>+]<07>int<07><04>\X<05>
m=!<05>
H<05>	<05>
<05>9)
<05><05><05><05><05>
q<05>~S<05>
<05><05><05><05> k!<05>"<05>
#<05>$<05>%f&^'m(<05>+<05>
,/-?.<05>/<05>0<05>1<05>2o3<05>4T5D6<05>
7O8X9<05>:7;'<<05>
=><05>?9
@V
A<05>BsCt
DDE,!\D	8&
<08>1
<EFBFBD>[!=
	

%$>$>
>I:;9
(

I
!I/&I	I
4:;9I?<4G:;9<00><00>


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socinterrupts.c
interrupts.h/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/interrupts.cETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_TG1_LACT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCEETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCEcharlong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCEETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEsigned charlong long unsigned intunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEETS_RMT_INTR_SOURCE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEesp_isr_namesETS_I2C_EXT0_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dcelong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
(
<00><>
	


interrupts.cesp_isr_names







 
$
(
,
0
4
8
<
@
D
H
L
P
T
X
\
`
d
h
l
p
t
x
|
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
















 
'
.
5
<
C
J
Q
_
f
y

<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


	







!

'

-

3

9

?

E

K

Q

W

]

c

i

o

u

{

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>



4
>
S


.symtab.strtab.shstrtab.text.data.bss.rodata.str1.4.rela.rodata.esp_isr_names.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
24<00>
@

;@P<[
X
V@<00>g
p<00>
z
<00>
u@<00>
<00>
<00>
<00>
0<00><00>

<00>
0<00>0

<00><00>8
<00>
&
<00>@<00>
4
	4
<00><00>