Reflow-plate/build/esp-idf/soc/libsoc.a

!<arch>
/               0           0     0     0       328       `
JJ&J<<3C>Z<>Z<>Z<>vv<00><><00><><00><>lldesc_setup_link_constrainedlldesc_get_received_lenesp_dport_access_read_bufferesp_isr_namesGPIO_HOLD_MASKGPIO_PIN_MUX_REG_OFFSETGPIO_PIN_MUX_REGesp_dport_access_reg_readesp_dport_access_sequence_reg_readMPI_OPERATIONS_REGMPI_BLOCK_BASESpower_supply_periph_signal//                                              130       `
dport_access_common.c.obj/
interrupts.c.obj/
gpio_periph.c.obj/
dport_access.c.obj/
mpi_periph.c.obj/
power_supply_periph.c.obj/

lldesc.c.obj/   0           0     0     644     9156      `
ELF



^
<00>4( <00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>@6A``tF0G%<04>F<00><05><>;<3B><>Ȑ ̠<> <00><0C><><EFBFBD><EFBFBD><EFBFBD><11><>A@<40><11><> <20> <00><0C> <00>@<40><11>л<10><> <20> <00><0C><00><><EFBFBD> <20><><EFBFBD> <00><0B><><EFBFBD><EFBFBD><EFBFBD>A@<40><11><> <20> <00><0B> <00>@<40><11>Й<10><> <20> <00><0B><><EFBFBD> <20><>9<19> <00>	<09><00><><10> <00>	<09> <00>	<09><00><><10> <00>	<09> <00>	<09><00><> <20> <00>	<1B><><EFBFBD><EFBFBD> <20><><EFBFBD>)<29>D<EFBFBD><44>3V<33><56><0B><><EFBFBD><EFBFBD> (<28><> <00><02><00><> <20> <00>I"<1D>6A<00><02><00> <00><08><><EFBFBD><EFBFBD>"<22> <00><08>(<28><>V<><56><EFBFBD><03><1D><00><><EFBFBD><EFBFBD>
|
<00> * <00>
<01>
<<00>k
K
int<07><05>
<04>

<06>
<02>b
<05>
<05>
5
<02><19><07><04>
V<05><06><04>
.w<06>'	<09>+
'	I
	<09>
I

<EFBFBD>
<17>
<EFBFBD>
<0E>
<EFBFBD>
 <0E>
<EFBFBD>
!<0E>
eof"<0E>


E
#<0E>
buf$p

O
<04>%p
<10>
&<1B>qe' <20><04>3)<03>

'3*
<01>@

''<14>
'8
S.
)<8len
*	3^Z
eof
-}v

(


<00>
<01><><13>


.<00><00>z

C<EFBFBD><00><00>len

M3<00><00>X


V3
Uf


j
Vn
	3

<00>


3Z
V
<04>

%U
$>$>:;9I&I5I
:;9

:;9I8	
:;9


:;9I
8
:;9I
8
:;9I8

I8I
:;9<0B>


:;9I
:;9I.
?:;9'I
@<18>B
:;9I<17>B:;9I4:;9I<17>B4:;9I<17>B

.
?:;9'
@<18>B
:;9I<17>B&
R

X
*
<00><03>%<25>,<2C><00>

R*
X
0<>
*
R!y	<09>$3%<25><00>
R<><00>
<00><03>%<25>,<2C><00><00>
S<><00>
S<00>
T<><00>
T


0<><00>
X<><00>x<78><7F><00>
X<><00>x
<01>


T<00>
Z$<00>*<00>*;<00>



<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/soc/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/esp_rom/includelldesc.c
_default_types.h_stdint.hesp_rom_lldesc.h


	

	

	
		

	
	
	

	
	

	
	
		
	

	
,	
	
	


	
	

	
	
	


	
	
		
	
	
	
	
	
	
	
	
	
	
	
	
	
.	
	
#	
!	
	
	

	
	
	
	
	
	
	
l	
	
	
	
	
	

	
!	


	
	


'
	

	

	

	
		

	
	
	
	

	
	
	
	
	
	
	
	
	
	
	
|	
	
	
	
	
	
	


	
	

__uint8_tlldesc_setup_link_constrained_Booldesclldesc_t/home/ricardo/.espressif/v6.1/esp-idf/components/soc/lldesc.cdataunsigned charout_next/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildlong unsigned intshort unsigned intlldesc_get_received_lendmachunklenstqe_next__uint32_theadownerunsigned intmax_desc_sizeisrxlong long unsigned intuint8_temptysosflldesc_slong long intoffsetshort intdmadescuint32_tlong intlong doublesigned charsizelengthGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dceGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0

(
">"RT<00>"<00>(


"$"("*
<00><>	


<00>(*lldesc.clldesc_setup_link_constrainedlldesc_get_received_len<00>AO<00>x<00><00><00><00>T<00>!$!
$(;;

;!;(;,,
0
4;9;
	



!

(
/
=
D
K
R
W
e
l
s
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


&

Y

w

<00>

<00>

<00>
;<00>

<00>


<00>


<00>

<00>

<00>


<00>


<00>


<00>


<00>

<00>
;
<00>


<00>




 
$;/
:

>

C
N

R

b

f

k
y
<00>

<00>

<00>
<00>;<00>
<00>

<00>







 
<
@
G
K
^
b
j
n

<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>






"

)

-

6

:

A

E

Z

^

e

i



;
;



<00>

s
<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
::::!:):1::: C:9L:9U:T]:Tf:Zo:px:p<00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00><00>:<00>:<00>:<00>:<00>:<00>$:<00>,:<00>5:<00>;:<00>C:<00>K:<00>T:<00>]:<00>e:<00>i:<00>~:<00>:<00>:<00>:<00>:<00>:<00>:<00>:
<00>:
<00>:<00>:<00>:<00>:<00>:<00>:<00>:
:!	:!:$:$$:&-:&6:(::(



$
0
<
H
T
`
l
x
<00>
<00>
<00>
<00>
<00>
<00>
.symtab.strtab.shstrtab.literal.lldesc_setup_link_constrained.text.data.bss.rela.text.lldesc_setup_link_constrained.rela.text.lldesc_get_received_len.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop
4B
H
H
H
NH
X
H<00>S@$<00><00>
4
*|@<00>0<00>
`
@<00>@<00><00>	<00>
<00>
<00>
<00>@h<00>
_<00>

<00>

x

<00>@<00><00>
<00>
y(
<00>@x<<00>
<00>
<00>@<00>0

<00>?

@<00><00>

0<00>N

#

0F0

,
v8
>

<00>
9
@<00>K

<00><00>
F
@<00><00>
<00>`
	<00>@
pT

/0              0           0     0     644     5716      `
ELF



^
|4(6A}m-<04>e]p4<70>`<60><><EFBFBD><00><00>D'4<>P<EFBFBD> <1D><00><><EFBFBD><EFBFBD>
|
/ g

<01>
`
<06>

Ri
<07><05>
<03><02>T<07>R
1
int
<04>
y
.H<05>]
~<00>~

/
<01>d
`

-d
<08>
@~&"H

R~HD	

p
	
	s


p
M
i
~jf <00>

Zt2$v"'	s

p~

%U
$>:;9I$>.
?:;9'I<
I.
?:;9'
@<18>B
:;9I<17>B	4:;9I



4:;9I<17>B<0C><>


1
<0A><>
<18>B

I	
R	/
W
S/
V
T/
R0<>/
T//o<00>



<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/soc/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socdport_access_common.c
_default_types.h_stdint.hdport_access.h

	

		
	
	
	
	

	

	
	
	
	
	
	
	

		
*	

	
	
	
	
	


	
	

intLvl/home/ricardo/.espressif/v6.1/esp-idf/components/soc/dport_access_common.cunsigned char/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildaddresslong unsigned intshort unsigned intesp_dport_access_sequence_reg_read__uint32_tunsigned intesp_dport_access_read_bufferlong long unsigned intnum_wordslong long intbuff_outshort int__tmpuint32_tlong intlong doublesigned charGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dceGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0

(
"/
<00><>


/4dport_access_common.cesp_dport_access_read_bufferesp_dport_access_sequence_reg_read
$$;;

;!;







!
(

/

6

=

D

I

W

^

e

s

z



<00>

<00>

<00>
<00>;<00>

<00>
	<00>
	<00>

<00>
	<00>
	<00>

<00>
	<00>
	<00>

<00>

;	





;/

	3

	8

N

R
;'W






&
*
1
5
H
L
S
W
j
n
v
z


;

<00>

<00>
:<00>
:<00>
:	<00>
:	<00>
:	<00>
:<00>
:<00>
:::::":.:;: G:"O:$U:'[:'a:'j:-n:-



$
0
<
.symtab.strtab.shstrtab.rela.literal.esp_dport_access_read_buffer.text.data.bss.rela.text.esp_dport_access_read_buffer.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop 
4@\
F
8
L
8
R8
\
8/W@h0<00>
h(@<00>H<00>
<00>k

<00>@<00>
<00>
<00>
<00>
<00>
<00><00>
<00>@<00>
<00>
<00>
b 
<00>@<00>$<00>
<00>
<00>@<00><00>
<00>s
<00>@<00>
<00>
0<00>



0<00>0


+	8


c	

@<00>+

k	H
&
@H
<00>	P
	W
H4

/27             0           0     0     644     7608      `
ELF



^
p4(WIFI_MACWIFI_NMIWIFI_BBBT_MACBT_BBBT_BB_NMIRWBTRWBLERWBT_NMIRWBLE_NMISLC0SLC1UHCI0UHCI1TG0_T0_LEVELTG0_T1_LEVELTG0_WDT_LEVELTG0_LACT_LEVELTG1_T0_LEVELTG1_T1_LEVELTG1_WDT_LEVELTG1_LACT_LEVELGPIOGPIO_NMIFROM_CPU0FROM_CPU1FROM_CPU2FROM_CPU3SPI0SPI1SPI2SPI3I2S0I2S1UART0UART1UART2SDIO_HOSTETH_MACPWM0PWM1RESERVEDLEDCEFUSETWAIRTC_CORERMTPCNTI2C_EXT0I2C_EXT1RSASPI1_DMASPI2_DMASPI3_DMAWDTTIMER1TIMER2TG0_T0_EDGETG0_T1_EDGETG0_WDT_EDGETG0_LACT_EDGETG1_T0_EDGETG1_T1_EDGETG1_WDT_EDGETG1_LACT_EDGEMMU_IAMPU_IACACHE_IA (0<DLXdlt|<00><00><00><00><00><00><00><00>


$
0
<
H
P
X
`
h
p
x
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
$04<DP\l|<00><00><00><00><00><00>T
<01><00>
<06>
<08><05><07><05>+]<07>int<07><04>\X<05>
m=!<05>
H<05>	<05>
<05>9)
<05><05><05><05><05>
q<05>~S<05>
<05><05><05><05> k!<05>"<05>
#<05>$<05>%f&^'m(<05>+<05>
,/-?.<05>/<05>0<05>1<05>2o3<05>4T5D6<05>
7O8X9<05>:7;'<<05>
=><05>?9
@V
A<05>BsCt
DDE,!\D	8&
<08>1
<EFBFBD>[!=
	

%$>$>
>I:;9
(

I
!I/&I	I
4:;9I?<4G:;9<00><00>


<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socinterrupts.c
interrupts.h/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/interrupts.cETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_TG1_LACT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCEETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCEcharlong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCEETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEsigned charlong long unsigned intunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEETS_RMT_INTR_SOURCE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEesp_isr_namesETS_I2C_EXT0_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dcelong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
(
<00><>
	


interrupts.cesp_isr_names







 
$
(
,
0
4
8
<
@
D
H
L
P
T
X
\
`
d
h
l
p
t
x
|
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
















 
'
.
5
<
C
J
Q
_
f
y

<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


	







!

'

-

3

9

?

E

K

Q

W

]

c

i

o

u

{

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>



4
>
S


.symtab.strtab.shstrtab.text.data.bss.rodata.str1.4.rela.rodata.esp_isr_names.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
24<00>
@

;@P<[
X
V@<00>g
p<00>
z
<00>
u@<00>
<00>
<00>
<00>
0<00><00>

<00>
0<00>0

<00><00>8
<00>
&
<00>@<00>
4
	4
<00><00>
/45             0           0     0     644     6932      `
ELF



^
<00>4(

 @<00>@<00>
D<>@<40>Hl`dhTX\480<LPptx|<7C><><EFBFBD>$(,<2C><><EFBFBD><EFBFBD> D<><44>?<3F><><EFBFBD>?@<40><>?<3F><><EFBFBD>?H<><48>?l<><6C>?`<60><>?d<><64>?h<><68>?T<><54>?X<><58>?\<5C><>?4<><34>?8<><38>?0<><30>?<<3C><>?L<><4C>?P<><50>?p<><70>?t<><74>?x<><78>?|<7C><>?<3F><><EFBFBD>?<3F><><EFBFBD>?$<24><>?(<28><>?,<2C><>?<1C><>? <20><>?<14><>?<18><>?<04><>?<08><>?<0C><>?<10><>?<3F>


<06><03><02>0
<08><05><07><05>
<02>XU<<07>int<07><04><03>
$<05><03>.L<05><06><00>t'<05><08><17><08><17>
	t
<EFBFBD>
<EFBFBD>

<EFBFBD>
g
h
<EFBFBD>

<EFBFBD>

_
c	
<EFBFBD>

<EFBFBD>

a
	
<EFBFBD>
<EFBFBD>
D
t


<EFBFBD>
<EFBFBD>
<EFBFBD>

b
<EFBFBD>
<EFBFBD>

<EFBFBD>
<EFBFBD>
S
<EFBFBD>
<EFBFBD>
/
<EFBFBD> 
J!
+	"
<EFBFBD>
#
<EFBFBD>$
v%
J&
4'
<EFBFBD>(
<EFBFBD>+
<EFBFBD>
,
-
w.
`/
0
<EFBFBD>1
<EFBFBD>2
<EFBFBD>3
<EFBFBD>4
~5
#6
<EFBFBD>
7
38
<EFBFBD>9
<EFBFBD>:
~;
x<
K
=

>
s?
.
@
A
<EFBFBD>B
IC
i
D
<EFBFBD>E<0B>
<06><00>t'<05>
6<19><0B>
c

%$>:;9I$>&I

I
!I/4:;9I?<	
>I:;9

(4G:;94:;9I?<00>



<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socgpio_periph.c
_default_types.h_stdint.hgpio_periph.hinterrupts.hETS_TG1_LACT_EDGE_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_RMT_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCE__uint32_tETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEuint8_tETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCEETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCElong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCE__uint8_tETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEGPIO_PIN_MUX_REGsigned charlong long unsigned intuint32_tunsigned int/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/gpio_periph.cETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEchar/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dcelong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEGPIO_HOLD_MASKETS_SPI1_INTR_SOURCEGPIO_PIN_MUX_REG_OFFSETETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
(((
<00><>
	

<00>(6<00>gpio_periph.cGPIO_HOLD_MASKGPIO_PIN_MUX_REG_OFFSETGPIO_PIN_MUX_REG
	



 
%
3
:
A
H
M
[
b
i
w
~
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>










#

)

/

5

;

A

G

M

S

Y

_

e

k

q

w

}

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>









%
+
1
7
=
C
I
O
U
[
a
g
m
s
y
<00>
<00>
<00>
<00>




.symtab.strtab.shstrtab.text.data.bss.rodata.GPIO_HOLD_MASK.dram1.0.rodata.GPIO_PIN_MUX_REG.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
4<00>C
<00>(L
<00><00>j
<00>
<00>
e@`hv
_<00>
<00>
<00>
<00>@<00>
<00>

<00>
0A	

<00>
0[0

<00><00>8
<00>
<00>$
<00>@<00>$
<00>0
	G
<00><00>
/64             0           0     0     644     5212      `
ELF



^
44(! x<00>?x<00>?6A<00>e<00><00>(<02><> <1D>6A<00><00>(<1D><00><><EFBFBD><EFBFBD>
|
  

<01>


w

O
<07>b
<03><02>T{<05><07>int<07>k
Y
.H

<05>
#~
<01><>reg
#@~apb
(~a

~
<01>reg

7~&"apb
~	
p

%U
$>:;9I$>.
?:;9'I
@<18>B
:;9I<17>B4:;9I.
?:;9'I
@<18>B	4:;9I

R

R
R
R$<00>
R



<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sysdport_access.c
_default_types.h_stdint.h


	
	

	

	
	

	
	


#
	
	

	
	

	
	

intLvlunsigned char/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildesp_dport_access_reg_readlong unsigned intshort unsigned intesp_dport_access_sequence_reg_read__uint32_tunsigned intlong long unsigned intlong long intchar/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/dport_access.cshort intuint32_tlong intlong doublesigned charGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dceGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0


((
<00><>

*dport_access.cesp_dport_access_reg_readesp_dport_access_sequence_reg_read;;

;!;(;,,
0
4;9;
	



!

(
/
6
=
D
I
W
^
e
s
z

<00>
<00>
<00>
<00>;<00>

<00>

<00>
<00>
<00>;<00>

<00>







&
*
1
5


;
;



a

<00>

l
:u
:{
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:<00>
:
<00>
:





$
0
<
H
T
.symtab.strtab.shstrtab.iram1.0.literal.iram1.1.literal.text.data.bss.rela.iram1.0.rela.iram1.1.rela.debug_frame.rela.debug_info.debug_abbrev.rela.debug_loc.rela.debug_aranges.rela.debug_ranges.rela.debug_line.debug_str.comment.xtensa.info.rela.xt.lit.rela.xt.prop
4,
8=
<
C
<
I<
S
<N@
a
T\@$
o
`@j@0
<00>
<00>
<00>

|@<00>
h
<00>
<00>
<00>
<00>
UD
<00>@`<00>
<00>(
<00>@|<<00>
<00>
<00>@<00>0<00>
<00><00>

<00>@<00><00><00>
0<00><00>

<00>
00

<00><00>8
	

<00>

@<00>


<00>`

@<00>
`
Xp
	<00>	M


/84             0           0     0     644     6316      `
ELF



^
<00>4((<28>?&<26>?$<24>?"<22>? <20>?<3F>
<01><0C>

<06>
<08><05><07><05>
<02>LJXint;<04>2.@v
h5<07><07>
<07>\]t
({1	<07>
<07>YV
<07><07>ct
<07><07>
<07><07><07>
<07><07>H<07><07><07><07> f!	"<07>
#<07>$<07>%<07>&4'<07>(<07>+<07>
,-l.`/<07>0<07>1<07>2<07>3<07>4s5?6<07>
7o8<07>9<07>:s;F<<07>
==><07>?.
@ABIC[
D+E<08>E	h5
K
E<08>f	hV
fJ

k


%$>:;9I$>&I
>I:;9
(

I
	!I/
4:;9I?<4G:;9<00>
<00>



<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socmpi_periph.c
_default_types.h_stdint.hmpi_periph.hinterrupts.hETS_TG1_LACT_EDGE_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_RMT_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCE__uint32_tETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEMPI_BLOCK_BASESETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEETS_TG0_LACT_EDGE_INTR_SOURCEETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCEETS_TWAI_INTR_SOURCEETS_MAX_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCElong int/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/mpi_periph.cETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCEETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCEETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEsigned charlong long unsigned intMPI_OPERATIONS_REGuint32_tunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEchar/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dcelong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_TG0_WDT_LEVEL_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
((
<00><>
	
!mpi_periph.cMPI_OPERATIONS_REGMPI_BLOCK_BASES





 
'
.
5
<
A
O
V
]
k
r
w
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>
<00>


	







!

'

-

3

9

?

E

K

Q

W

]

c

i

o

u

{

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>






#
)
/
K
l
<00>
<00>



.symtab.strtab.shstrtab.text.data.bss.rodata.MPI_OPERATIONS_REG.rodata.MPI_BLOCK_BASES.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
4G
8d
H<00>
_@`8p
<00><00>
<00>
h
~@<00>	<00>
<00>
<00>
0<00>	

<00>
0<00>0

<00><00>8
<00>

<00>@<00>

	,1
<00><00>
/102            0           0     0     644     6204      `
ELF



^
D4(.t
4.
<03><02>0
<08><05><07><05>n8intP<04><03>
$vh.<07><07>
<07><07>r~
<07>[U	<07>
<07>z
	}<07>6`<07><07><07><07>
<07><07><07>
<07><07>]<07><07>!<07> F!	"<07>
#<07>$<07>%<07>&4'<07>(<07>+<07>
,
-<07>./01<07>2<07>3<07>4<07>56<07>
7<07>8<07>9<07>:<07>;j<G
=>o?
@A<07>BICe
D<07>E
<08>
	L	irq<13>55L
,
)X]
	"

%$>:;9I$>&I
>I:;9
(
:;9
	
:;9I8
4:;9I?<4G:;9



<01>






/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/machine/home/ricardo/.espressif/tools/xtensa-esp-elf/esp-15.2.0_20251204/xtensa-esp-elf/picolibc/include/sys/home/ricardo/.espressif/v6.1/esp-idf/components/soc/include/soc/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/include/socpower_supply_periph.c
_default_types.h_stdint.hpower_supply_periph.hinterrupts.hETS_TG1_LACT_EDGE_INTR_SOURCEETS_RWBLE_INTR_SOURCEETS_PWM0_INTR_SOURCEETS_MPU_IA_INTR_SOURCEETS_TG1_T0_LEVEL_INTR_SOURCEETS_TG0_T1_LEVEL_INTR_SOURCEETS_TG1_LACT_LEVEL_INTR_SOURCEshort intETS_SPI2_INTR_SOURCEETS_FROM_CPU_INTR3_SOURCEETS_TG1_T1_LEVEL_INTR_SOURCEETS_TG1_WDT_EDGE_INTR_SOURCEpower_supply_periph_signalETS_TG0_LACT_EDGE_INTR_SOURCEETS_CACHE_IA_INTR_SOURCEETS_BT_BB_NMI_SOURCEETS_WDT_INTR_SOURCEuint8_tETS_EFUSE_INTR_SOURCEETS_UART1_INTR_SOURCEETS_FROM_CPU_INTR1_SOURCEETS_GPIO_INTR_SOURCEETS_TWAI_INTR_SOURCEETS_SPI3_DMA_INTR_SOURCElong long intETS_I2S1_INTR_SOURCEETS_RWBT_NMI_SOURCEETS_TG1_T1_EDGE_INTR_SOURCEcharlong intETS_TG0_WDT_LEVEL_INTR_SOURCEETS_LEDC_INTR_SOURCEETS_MMU_IA_INTR_SOURCEETS_RWBT_INTR_SOURCE__uint8_tETS_TG1_T0_EDGE_INTR_SOURCEETS_UHCI0_INTR_SOURCE/home/ricardo/.espressif/v6.1/esp-idf/components/soc/esp32/power_supply_periph.cETS_TIMER1_INTR_SOURCEETS_ETH_MAC_INTR_SOURCEETS_GPIO_NMI_SOURCEETS_SDIO_HOST_INTR_SOURCElong doubleunsigned charETS_UART2_INTR_SOURCEsigned charlong long unsigned intpower_supply_signal_conn_tunsigned intETS_SPI0_INTR_SOURCEETS_BT_BB_INTR_SOURCEETS_TG0_T1_EDGE_INTR_SOURCEETS_FROM_CPU_INTR0_SOURCEETS_WIFI_BB_INTR_SOURCEshort unsigned intETS_I2S0_INTR_SOURCEETS_TG0_T0_EDGE_INTR_SOURCEETS_RMT_INTR_SOURCE/home/ricardo/ElectroNext/Projects/Reflow plate/esp-idf-firmware/V0.1/buildETS_UHCI1_INTR_SOURCEETS_RTC_CORE_INTR_SOURCEETS_TIMER2_INTR_SOURCEETS_RSA_INTR_SOURCEETS_SLC1_INTR_SOURCEETS_SPI1_DMA_INTR_SOURCEETS_I2C_EXT0_INTR_SOURCEGNU C23 15.2.0 -ftls-model=local-exec -mdynconfig=xtensa_esp32.so -mlongcalls -gdwarf-4 -ggdb -Og -std=gnu23 -fno-builtin-memcpy -fno-builtin-memset -fno-builtin-bzero -ffunction-sections -fdata-sections -fno-shrink-wrap -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -fzero-init-padding-bits=all -fno-malloc-dcelong unsigned intETS_BT_MAC_INTR_SOURCEETS_SPI2_DMA_INTR_SOURCEETS_PWM1_INTR_SOURCEETS_FROM_CPU_INTR2_SOURCEETS_WIFI_MAC_NMI_SOURCEETS_SPI1_INTR_SOURCEETS_PCNT_INTR_SOURCEETS_SPI3_INTR_SOURCEETS_TG0_LACT_LEVEL_INTR_SOURCEETS_RWBLE_NMI_SOURCEETS_TG0_WDT_EDGE_INTR_SOURCEETS_MAX_INTR_SOURCEETS_WIFI_MAC_INTR_SOURCEETS_TG1_WDT_LEVEL_INTR_SOURCEETS_SLC0_INTR_SOURCEETS_I2C_EXT1_INTR_SOURCEETS_TG0_T0_LEVEL_INTR_SOURCEETS_UART0_INTR_SOURCEGCC: (crosstool-NG esp-15.2.0_20251204) 15.2.0 
Xtensa_InfoUSE_ABSOLUTE_LITERALS=0
ABI=0
(
<00><>



power_supply_periph.cpower_supply_periph_signal







	 

%

3

:

A

H

O

V

]

k

r

w

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>

<00>
















 


&


,


2


8


>


D


J


P


V


\


b


h


n


t


z


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>


<00>













"

(

1

M

^

s


.symtab.strtab.shstrtab.text.data.bss.rodata.power_supply_periph_signal.rela.debug_info.debug_abbrev.rela.debug_aranges.debug_line.debug_str.comment.xtensa.info.rela.xt.prop
4
!
4
'4
,
4
T
5x
O@@,`
<00><00>
s
G
n@l<00>
_
<00>
0s3	

<00>
0<00>0

<00><00>8
<00>

<00>@x
<00>	2
<00><00>